

Description

The ATWILC1000-MR110PB is a low-power consumption 802.11 b/g/n IoT (Internet of Things) module which is specifically optimized for low power IoT applications. The highly integrated module features small form factor (21.5mm x 14.5mm x 2.1mm) while fully integrating Power Amplifier, LNA, Switch, Power Management, and PCB antenna. With seamless roaming capabilities and advanced security, it could be interoperable with various vendors' 802.11b/g/n Access Points in wireless LAN. The module provides SPI and SDIO to interface to host controller.

Features

- IEEE® 802.11 b/g/n 20MHz (1x1) solution
- Single spatial stream in 2.4GHz ISM band
- Integrated PA and T/R Switch
- Superior Sensitivity and Range via advanced PHY signal processing
- Advanced Equalization and Channel Estimation
- Advanced Carrier and Timing Synchronization
- Wi-Fi Direct and Soft-AP support
- Supports IEEE 802.11 WEP, WPA, WPA2 Security
- Supports China WAPI security
- Superior MAC throughput via hardware accelerated two-level A-MSDU/A-MPDU frame aggregation and block acknowledgement
- On-chip memory management engine to reduce host load
- SPI, SDIO, UART, and I²C host interfaces
- 2/3 wire Bluetooth® coexistence interface
- Operating temperature range of -40°C to +85°C
- Power save modes:
 - <1µA Power Down mode typical @3.3V I/O
 - 380µA Doze mode with chip settings preserved (used for beacon monitoring)
 - On-chip low power sleep oscillator
 - Fast host wake-up from Doze mode by a pin or host I/O transaction

Table of Contents

Description	1
Features	1
Table of Contents	2
1 Ordering Information and Module Marking	4
2 Block Diagram	5
3 Pin-Out and Package Information	6
3.1 Pin Description	6
3.2 Module Outline Drawings	8
4 Electrical Specifications	10
4.1 Absolute Ratings	10
4.2 Recommended Operating Ratings	10
5 CPU and Memory Subsystems	10
5.1 Processor	10
5.2 Memory Subsystem	10
5.3 Non-Volatile Memory (eFuse)	10
6 WLAN Subsystem	11
6.1 MAC	11
6.1.1 Features	11
6.1.2 Description	12
6.2 PHY	12
6.2.1 Features	12
6.2.2 Description	12
6.3 Radio	13
6.3.2 Receiver Performance	13
6.3.3 Transmitter Performance	14
7 External Interfaces	15
7.1 SPI Interface	15
7.1.1 Overview	15
7.1.2 SPI Timing	16
7.2 UART Interface	18
7.3 SDIO Interface	18
7.3.1 Overview	18
7.3.2 Features	19
7.3.3 SDIO Timing	19
7.4 I ² C Interface	20
7.4.1 Overview	20
7.4.2 I ² C Timing	20
7.5 Wi-Fi/Bluetooth Coexistence	21
8 Power Consumption	22
8.1 Description of Device States	22
8.2 Current Consumption in Various Device States	22


8.3	Restrictions for Power States	23
8.4	Power-Up/Down Sequence	23
8.5	Digital I/O Pin Behavior during Power-Up Sequences.....	25
9	Notes on Interfacing to the ATWILC1000-MR110PB	25
9.1	Programmable Pull Up Resistors	25
10	Recommended Footprint (Unit: mm).....	26
11	RF Performance Placement Guidelines	26
12	Recommended Reflow Profile.....	27
13	Module Schematics	28
14	Module Bill of Materials (BOM)	30
15	Application Reference Design	31
16	Reference Documentation and Support.....	33
16.1	Reference Documents.....	33
17	Revision History	34

1 Ordering Information and Module Marking

Table 1-1. Ordering Details


Ordering Code	Package	Description
ATWILC1000-MR110PB	22x15mm	Certified module with ATWILC1000B-Mu chip and PCB antenna
ATWILC1000-MR110UB	22x15mm	Certified module with ATWILC1000B-Mu chip and uFL connector

Figure 1-2. Marking Information



2 Block Diagram

Figure 2-1. Block Diagram



3 Pin-Out and Package Information

3.1 Pin Description

Figure 3-1. Pin Assignment




Table 3-1. Pin Description

NO	Name	Type	Description	Programmable Pull-up Resistor
1	GPIO_6	I/O	General purpose I/O	
2	I2C_SCL	I/O	I ² C Slave Clock. Can be configured as either master or slave. I ² C interface is only used for test purposes. This pin should be brought to a test point only. Do not add a pull-up resistor.	
3	I2C_SDA	I/O	I ² C Slave Data. Can be configured as either master or slave. I ² C interface is only used for test purposes. This pin should be brought to a test point only. Do not add a pull-up resistor.	Yes

NO	Name	Type	Description	Programmable Pull-up Resistor
4	RESET_N	I	Active-Low Hard Reset. When asserted to a low level, the module will be placed in a reset state. When asserted to a high level, the module will run normally. Connect to a host output that defaults low at power up. If the output floats, add a 1M ohm pull-down resistor if necessary to ensure a low level at power up.	Yes
5	NC	-	No connect	Yes
6	NC	-	No connect	No
7	NC	-	No connect	
8	NC	-	No connect	
9	GND_1	-	GND	
10	SDIO~_SPI_CFG	I	Tie to VDDIO through a 1M ohm resistor to enable the SPI interface. Connect to ground to enable SDIO interface.	No
11	WAKE	I	Host Wake control. Can be used to wake up the module from Doze mode. Connect to a host GPIO.	No
12	GND_2	-	GND	
13	IRQN	O	ATWILC1500 Device Interrupt	No
14	SD_DAT3/UART_TXD	SDIO=I/O UART=O	SDIO Data Line 3 from ATWILC1000-MR110PB when module is configured for SDIO. UART Transmit Output from ATWILC1000 when module is configured for SPI.	Yes
15	SD_DAT2/SPI_RXD	SDIO=I/O SPI=I	SDIO Data Line 2 signal from ATWILC1000-MR110PB when module is configured for SDIO. SPI MOSI (Master Out Slave In) pin when module is configured for SPI.	Yes
16	SD_DAT1/SPI_SSN	SDIO=I/O SPI=I	SDIO Data Line 1 from ATWILC1000-MR110PB when module is configured for SDIO. Active Low SPI Slave Select from ATWILC1000 when module is configured for SPI.	Yes
17	SD_DAT0/SPI_TXD	SDIO=I/O SPI=O	SDIO Data Line 0 from ATWILC1000-MR110PB when module is configured for SDIO. SPI MISO (Master In Slave Out) pin from ATWILC1000 when module is configured for SPI.	Yes
18	SD_CMD/SPI_CLK	SDIO=I/O SPI=I	SDIO CMD Line from ATWILC1000-MR110PB when module is configured for SDIO. SPI Clock from ATWILC1000 when module is configured for SPI.	Yes
19	SD_CLK/UART_RXD	SDIO=I UART=I	SDIO Clock Line from ATWILC1000-MR110PB when module is configured for SDIO. UART Receive input to ATWILC1000 when module is configured for SPI.	Yes
20	VBATT	-	Battery power supply	Yes
21	GPIO_1	I	General Purpose I/O	Yes

NO	Name	Type	Description	Programmable Pull-up Resistor
22	CHIP_EN	I	Module enable. High level enables module, low level places module in Power Down mode. Connect to a host Output that defaults low at power up. If the output floats, add a 1MΩ pull-down resistor if necessary to ensure a low level at power up.	No
23	VDDIO	-	I/O Power Supply. Must match host I/O voltage.	
24	1P3V_TP	-	1.3V VDD Core Test Point	
25	GPIO_3	-	General purpose I/O	Yes
26	GPIO_4	I/O	General purpose I/O	Yes
27	GPIO_5	I/O	General purpose I/O	Yes
28	GND_3	-	GND	

3.2 Module Outline Drawings

Figure 3-2. Module Drawings – WILC1000-MR110PB - Top and Bottom Views (Unit = mm)





Figure 3-3. Module Drawings – WILC1000-MR110UB - Top and Bottom Views (Unit = mm)



4 Electrical Specifications

4.1 Absolute Ratings

Table 4-1. Voltages

Symbol	Description	Min.	Max.	Unit
VBATT	Input supply Voltage	-0.3	5.5	V
VDDIO	SPI, SDIO, and GPIO Voltage	-0.3	3.6	V

4.2 Recommended Operating Ratings

Table 4-2. Pin Recommended Operating Ratings

Test Conditions: -40°C - +85°C				
Symbol	Min.	Typ.	Max.	Unit
VBATT	3.0	3.6	4.2	V
VDDIO	1.8	3.3	3.6	V

Note: The voltage of VDDIO is dependent on system I/O voltage.

5 CPU and Memory Subsystems

5.1 Processor

ATWILC1000B has a Cortus APS3 32-bit processor. This processor performs many of the MAC functions, including but not limited to association, authentication, power management, security key management, and MSDU aggregation/de-aggregation. In addition, the processor provides flexibility for various modes of operation, such as STA and AP modes.


5.2 Memory Subsystem

The APS3 core uses a 128KB instruction/boot ROM along with a 160KB instruction RAM and a 64KB data RAM. In addition, the device uses a 128KB shared RAM, accessible by the processor and MAC, which allows the APS3 core to perform various data management tasks on the TX and RX data packets.

5.3 Non-Volatile Memory (eFuse)

ATWILC1000B has 768 bits of non-volatile eFuse memory that can be read by the CPU after device reset. This non-volatile one-time-programmable (OTP) memory can be used to store customer-specific parameters, such as MAC address; various calibration information, such as TX power, crystal frequency offset, etc.; and other software-specific configuration parameters. The eFuse is partitioned into six 128-bit banks. Each bank has the same bit map, which is shown in [Figure 5-1](#). The purpose of the first 80 bits in each bank is fixed, and the remaining 48 bits are general-purpose software dependent bits, or reserved for future use. Since each bank can be programmed independently, this allows for several updates of the device parameters following the initial programming, e.g. updating MAC address. Refer to ATWILC1000B Programming Guide for the eFuse programming instructions.

Figure 5-1. eFuse Bit Map



6 WLAN Subsystem

The WLAN subsystem is composed of the Media Access Controller (MAC) and the Physical Layer (PHY). The following two subsections describe the MAC and PHY in detail.

6.1 MAC

6.1.1 Features

The ATWILC1000B IEEE802.11 MAC supports the following functions:

- IEEE 802.11b/g/n
- IEEE 802.11e WMM QoS EDCA/PCF multiple access categories traffic scheduling
- Advanced IEEE 802.11n features:
 - Transmission and reception of aggregated MPDUs (A-MPDU)
 - Transmission and reception of aggregated MSDUs (A-MSDU)
 - Immediate Block Acknowledgement
 - Reduced Interframe Spacing (RIFS)
- Support for IEEE802.11i and WFA security with key management:
 - WEP 64/128
 - WPA-TKIP
 - 128-bit WPA2 CCMP (AES)
- Support for WAPI security
- Advanced power management
 - Standard 802.11 Power Save Mode
 - Wi-Fi Alliance WMM-PS (U-APSD)
- RTS-CTS and CTS-self support
- Supports either STA or AP mode in the infrastructure basic service set mode

- Supports independent basic service set (IBSS)

6.1.2 Description

The ATWILC1000B MAC is designed to operate at low power while providing high data throughput. The IEEE 802.11 MAC functions are implemented with a combination of dedicated datapath engines, hardwired control logic, and a low-power, high-efficiency microprocessor. The combination of dedicated logic with a programmable processor provides optimal power efficiency and real-time response while providing the flexibility to accommodate evolving standards and future feature enhancements.

Dedicated datapath engines are used to implement data path functions with heavy computational. For example, an FCS engine checks the CRC of the transmitting and receiving packets, and a cipher engine performs all the required encryption and decryption operations for the WEP, WPA-TKIP, WPA2 CCMP-AES, and WAPI security requirements.

Control functions which have real-time requirements are implemented using hardwired control logic modules. These logic modules offer real-time response while maintaining configurability via the processor. Examples of hardwired control logic modules are the channel access control module (implements EDCA/HCCA, Beacon TX control, interframe spacing, etc.), protocol timer module (responsible for the Network Access Vector, back-off timing, timing synchronization function, and slot management), MPDU handling module, aggregation/de-aggregation module, block ACK controller (implements the protocol requirements for burst block communication), and TX/RX control FSMs (coordinate data movement between PHY-MAC interface, cipher engine, and the DMA interface to the TX/RX FIFOs).

The MAC functions implemented solely in software on the microprocessor have the following characteristics:

Functions with high memory requirements or complex data structures. Examples are association table management and power save queuing.

Functions with low computational load or without critical real-time requirements. Examples are authentication and association.

Functions which need flexibility and upgradeability. Examples are beacon frame processing and QoS scheduling.

6.2 PHY

6.2.1 Features

The ATWILC1000B IEEE802.11 PHY supports the following functions:

- Single antenna 1x1 stream in 20MHz channels
- Supports IEEE 802.11b DSSS-CCK modulation: 1, 2, 5.5, 11Mbps
- Supports IEEE 802.11g OFDM modulation: 6, 9, 12, 18, 24, 36, 48, 54Mbps
- Supports IEEE 802.11n HT modulations MCS0-7, 20MHz, 800 and 400ns guard interval: 6.5, 7.2, 13.0, 14.4, 19.5, 21.7, 26.0, 28.9, 39.0, 43.3, 52.0, 57.8, 58.5, 65.0, 72.2Mbps
- IEEE 802.11n mixed mode operation
- Per packet TX power control
- Advanced channel estimation/equalization, automatic gain control, CCA, carrier/symbol recovery, and frame detection

6.2.2 Description

The ATWILC1000B WLAN PHY is designed to achieve reliable and power-efficient physical layer communication specified by IEEE 802.11 b/g/n in single stream mode with 20MHz bandwidth. Advanced algorithms have been employed to achieve maximum throughput in a real world communication environment

with impairments and interference. The PHY implements all the required functions such as FFT, filtering, FEC (Viterbi decoder), frequency and timing acquisition and tracking, channel estimation and equalization, carrier sensing and clear channel assessment, as well as the automatic gain control.

6.3 Radio

Table 6-1. Radio Performance under Typical Conditions: VBATT=3.6V; VDDIO=3.3V; Temp: 25°C

Feature	Description
Module Part Number	ATWILC1000-MR110PB
WLAN Standard	IEEE 802.11b/g/n, Wi-Fi compliant
Host Interface	SPI, SDIO
Dimension	L x W x H: 21.5 x 14.5 x 1.5 (typical) mm
Frequency Range	2.412GHz ~ 2.4835GHz (2.4GHz ISM Band)
Number of Channels	11 for North America, 13 for Europe, and 14 for Japan
Modulation	802.11b: DQPSK, DBPSK, CCK 802.11g/n: OFDM/64-QAM, 16-QAM, QPSK, BPSK
Data Rate	802.11b: 1, 2, 5.5, 11Mbps 802.11g: 6, 9, 12, 18, 24, 36, 48, 54Mbps
Data Rate (20MHz, short GI, 400ns)	802.11n: 7.2, 14.4, 21.7, 28.9, 43.3, 57.8, 65, 72.2Mbps
Operating temperature ²	-40°C to 85°C
Storage temperature	-40°C to 85°C
Humidity	Operating Humidity 10% to 95% Non-Condensing Storage Humidity 5% to 95% Non-Condensing

6.3.2 Receiver Performance

Radio Performance under Typical Conditions: VBATT=3.6V; VDDIO=3.3V; Temp: 25°C

Table 6-2: Receiver Performance

Parameter	Description	Unit	Minimum	Typical	Maximum
Frequency		MHz	2,412		2,484
Sensitivity 802.11b	1Mbps DSS	dBm		-98	
	2Mbps DSS	dBm		-94	
	5.5Mbps DSS	dBm		-92	
	11Mbps DSS	dBm		-88	
Sensitivity 802.11g	6Mbps OFDM	dBm		-90	
	9Mbps OFDM	dBm		-89	
	12Mbps OFDM	dBm		-88	

Parameter	Description	Unit	Minimum	Typical	Maximum
	18Mbps OFDM	dBm		-85	
	24Mbps OFDM	dBm		-83	
	36Mbps OFDM	dBm		-80	
	48Mbps OFDM	dBm		-76	
	54Mbps OFDM	dBm		-74	
Sensitivity 802.11n (BW=20MHz)	MCS 0	dBm		-89	
	MCS 1	dBm		-87	
	MCS 2	dBm		-85	
	MCS 3	dBm		-82	
	MCS 4	dBm		-77	
	MCS 5	dBm		-74	
	MCS 6	dBm		-72	
	MCS 7	dBm		-70.5	
Maximum Receive Signal Level	1-11Mbps DSS	dBm	-10	0	
	6-54Mbps OFDM	dBm	-10	0	
	MCS 0 – 7	dBm	-10	0	
Adjacent Channel Re- jection	1Mbps DSS (30MHz offset)	dB		50	
	11Mbps DSS (25MHz offset)	dB		43	
	6Mbps OFDM (25MHz offset)	dB		40	
	54Mbps OFDM (25MHz offset)	dB		25	
	MCS 0 – 20MHz BW (25MHz offset)	dB		40	
	MCS 7 – 20MHz BW (25MHz offset)	dB		20	
Cellular Blocker Im- munity	776-794MHz CDMA	dBm		-14	
	824-849MHz GSM	dBm		-10	
	880-915MHz GSM	dBm		-10	
	1710-1785MHz GSM	dBm		-15	
	1850-1910MHz GSM	dBm		-15	
	1850-1910MHz WCDMA	dBm		-24	
	1920-1980MHz WCDMA	dBm		-24	

6.3.3 Transmitter Performance

Radio Performance under Typical Conditions: VBATT=3.6V; VDDIO=3.3V; Temp: 25°C.

Table 6-3: Transmitter Performance

Parameter	Description	Unit	Minimum	Typical	Maximum
Frequency		MHz	2,412		2,484
Output Power ¹ , ON_Transmit_High_Power Mode	802.11b 1Mbps	dBm		18.5	
	802.11b 11Mbps	dBm		19.5	
	802.11g 6Mbps	dBm		18.5	
	802.11g 54Mbps	dBm		16.5	
	802.11n MCS 0	dBm		17.0	
	802.11n MCS 7	dBm		14.5	
Output Power, ON_Transmit_Low_Power Mode	802.11b 1Mbps	dBm		17.0	
	802.11b 11Mbps	dBm		17.5	
	802.11g 6-18Mbps	dBm		16.0	
	802.11g >18Mbps	dBm		N/A	
	802.11n MCS 0-3	dBm		14.5	
	802.11n >MCS 3	dBm		N/A	
TX Power Accuracy		dB		±1.5 ²	
Carrier Suppression		dBc		30.0	
Out of Band Transmit Power	76-108	dBm/Hz		-125	
	776-794	dBm/Hz		-125	
	869-960	dBm/Hz		-125	
	925-960	dBm/Hz		-125	
	1570-1580	dBm/Hz		-125	
	1805-1880	dBm/Hz		-125	
	1930-1990	dBm/Hz		-125	
	2110-2170	dBm/Hz		-125	
Harmonic Output Power	2 nd	dBm/MHz		-33	
	3 rd	dBm/MHz		-38	

7 External Interfaces

7.1 SPI Interface

7.1.1 Overview

When the module is configured for SPI mode by connecting the SDIO~_SPI_CFG pin to VDDIO, the ATWILC1000-MR110PB has a Serial Peripheral Interface (SPI) that operates as a SPI slave. The SPI interface can be used for control and for serial I/O of 802.11 data. The SPI pins are mapped as shown in [Table 7-1](#). The SPI is a full-duplex slave-synchronous serial interface that is available immediately following reset when pin 10 (SPI_CFG) is tied to VDDIO.

Table 7-1. SPI Interface Pin Mapping

Pin #	SPI Function
10	CFG: Must be tied to VDDIO
16	SSN: Active Low Slave Select
15	MOSI: Serial Data Receive
18	SCK: Serial Clock
17	MISO: Serial Data Transmit

When the SPI is not selected, i.e., when SSN is high, the SPI interface will not interfere with data transfers between the serial-master and other serial-slave devices. When the serial slave is not selected, its transmitted data output is buffered, resulting in a high impedance drive onto the MISO line.

The SPI interface responds to a protocol that allows an external host to read or write any register in the chip as well as initiate DMA transfers.

The SPI SSN, MOSI, MISO and SCK pins of the ATWILC1000-MR110PB have internal programmable pull-up resistors (see Section 8.1). These resistors should be programmed to be disabled. Otherwise, if any of the SPI pins are driven to a low level while the ATWILC1000-MR110PB is in the low power sleep state, current will flow from the VDDIO supply through the pull-up resistors, increasing the current consumption of the module.

7.1.2 SPI Timing

The SPI timing is provided in Figure 7-1 and Table 7-2.

Figure 7-1. SPI Timing Diagram (SPI Mode CPOL=0, CPHA=0)




Table 7-2. SPI Slave Timing Parameters

Parameter	Symbol	Min.	Max.	Units	Remarks
Clock Input Frequency	f _{SCK}		48	MHz	
Clock Low Pulse Width	t _{WL}	5		ns	
Clock High Pulse Width	t _{WH}	5		ns	
Clock Rise Time	t _{LH}		5	ns	
Clock Fall Time	t _{HL}		5	ns	
Input Setup Time	t _{ISU}	5		ns	
Input Hold Time	t _{IHD}	5		ns	
Output Delay	t _{ODLY}	0	20	ns	
Slave Select Setup Time	t _{SUSSN}	5		ns	
Slave Select Hold Time	t _{HDSSN}	5		ns	

7.2 UART Interface

When the module is configured for SPI mode by connecting the SDIO~_SPI_CFG pin to VDDIO, the ATWILC1000-MR110PB has a Universal Asynchronous Receiver/Transmitter (UART) interface available on pins J14 and J19. It can be used for control or data transfer if the baud rate is sufficient for a given application. The UART is compatible with the RS-232 standard, where NMC1000 operates as Data Terminal Equipment (DTE). It has a two-pin RXD/TXD interface.


The UART features programmable baud rate generation with fractional clock division, which allows transmission and reception at a wide variety of standard and non-standard baud rates. The UART input clock is selectable between 10MHz, 5MHz, 2.5MHz, and 1.25MHz. The clock divider value is programmable as 13 integer bits and three fractional bits (with 8.0 being the smallest recommended value for normal operation). This results in the maximum supported baud rate of $10\text{MHz}/8.0 = 1.25\text{MBd}$.

The UART can be configured for seven or eight bit operation, with or without parity, with four different parity types (odd, even, mark, or space), and with one or two stop bits. It also has RX and TX FIFOs, which ensure reliable high speed reception and low software overhead transmission. FIFO size is 4x8 for both RX and TX direction. The UART also has status registers showing the number of received characters available in the FIFO and various error conditions, as well the ability to generate interrupts based on these status bits.

An example of UART receiving or transmitting a single packet is shown in [Figure 7-2](#). This example shows 7-bit data (0x45), odd parity, and two stop bits.

See the ATWILC1000-MR110PB Programming Guide for information on configuring the UART.

Figure 7-2. Example of UART RX or TX Packet



7.3 SDIO Interface

7.3.1 Overview

When the module is configured for SDIO mode by connecting the SDIO~_SPI_CFG pin to Ground, the ATWILC1000-MR110PB has a SDIO interface. The SDIO interface can be used for control and for serial I/O of 802.11 data. The SDIO pins are mapped as shown in [Table 7-3](#). The SDIO interface is available immediately following reset when pin 10 (SPI_CFG) is tied to ground.

The ATWILC1000-MR110PB SDIO is a full speed interface. The interface supports the 1-bit/4-bit SD transfer mode at the clock range of 0-50MHz. The Host can use this interface to read and write from any register within the chip as well as configure the ATWILC1000-MR110PB for data DMA.

Table 7-3. ATWILC1000 SDIO Interface Pin Mapping

Pin #	SDIO Function
10	CFG: Must be tied to ground
14	DAT3: Data 3
15	DAT2: Data 2
16	DAT1: Data 1
17	DAT0: Data 0
18	CMD: Command
19	CLK: Clock

When the SDIO card is inserted into an SDIO aware host, the detection of the card will be via the means described in SDIO specification. During the normal initialization and interrogation of the card by the host, the card will identify itself as an SDIO device. The host software will obtain the card information in a tuple (linked list) format and determine if that card's I/O function(s) are acceptable to activate. If the card is acceptable, it will be allowed to power up fully and start the I/O function(s) built into it.

The SD memory card communication is based on an advanced 9-pin interface (Clock, Command, 4 Data and 3 Power lines) designed to operate at maximum operating frequency of 50MHz.

7.3.2 Features

- Meets SDIO card specification version 2.0
- Host clock rate variable between 0 and 50MHz
- 1 bit/4-bit SD bus modes supported
- Allows card to interrupt host
- Responds to Direct read/write (IO52) and Extended read/write (IO53) transactions
- Supports Suspend/Resume operation

7.3.3 SDIO Timing

Figure 7-3. SDIO Timing Diagram




Table 7-4. SDIO Timing Parameters

Parameter	Symbol	Min.	Max.	Units
Clock Input Frequency	f_{PP}	0	50	MHz
Clock Low Pulse Width	t_{WL}	10		ns
Clock High Pulse Width	t_{WH}	10		ns
Clock Rise Time	t_{LH}		10	ns
Clock Fall Time	t_{HL}		10	ns
Input Setup Time	t_{ISU}	5		ns
Input Hold Time	t_{IH}	5		ns
Output Delay	t_{ODLY}	0	14	ns

7.4 I²C Interface

7.4.1 Overview

ATWILC1000-MR110PB provides an I²C bus slave that allows the host processor to read or write any register in the chip. ATWILC1000-MR110PB supports I²C bus Version 2.1 – 2000.

The I²C interface, used primarily for debug, is a two-wire serial interface consisting of a serial data line (SDA, Pin 17) and a serial clock (SCL, Pin 18). It responds to the seven bit address value 0x60. The ATWILC1000-MR110PB I²C interface can operate in standard mode (with data rates up to 100Kb/s) and fast mode (with data rates up to 400Kb/s).

The I²C is a synchronous serial interface. The SDA line is a bidirectional signal and changes only while the SCL line is low, except for STOP, START, and RESTART conditions. The output drivers are open-drain to perform wire-AND functions on the bus. The maximum number of devices on the bus is limited by only the maximum capacitance specification of 400pF. Data is transmitted in byte packages.

For specific information, refer to the Philips Specification entitled “The I²C -Bus Specification, Version 2.1”.

7.4.2 I²C Timing

The I²C timing is provided in [Figure 7-4](#) and [Table 7-5](#).

Figure 7-4. I²C Timing Diagram




Table 7-5. I²C Timing Parameters

Parameter	Symbol	Min.	Max.	Units	Remarks
SCL Clock Frequency	f _{SCL}	0	400	kHz	
SCL Low Pulse Width	t _{WL}	1.3		μs	
SCL High Pulse Width	t _{WH}	0.6		μs	
SCL, SDA Fall Time	t _{HL}		300	ns	
SCL, SDA Rise Time	t _{LH}		300	ns	This is dictated by external components
START Setup Time	t _{SUSTA}	0.6		μs	
START Hold Time	t _{HDSTA}	0.6		μs	
SDA Setup Time	t _{SUDAT}	100		ns	
SDA Hold Time	t _{HDDAT}	0 40		ns ns	Slave and Master Default Master Programming Option
STOP Setup time	t _{SUSTO}	0.6		μs	
Bus Free Time Between STOP and START	t _{BUF}	1.3		μs	
Glitch Pulse Reject	t _{PR}	0	50	ns	

7.5 Wi-Fi/Bluetooth Coexistence

ATWILC1000B-MR110PB supports 2-wire and 3-wire Wi-Fi/Bluetooth Coexistence signaling conforming to the IEEE 802.15.2-2003 standard, Part 15.2. The type of coexistence interface used (2 or 3 wire) is chosen to be compatible with the specific Bluetooth device used in a given application. Coexistence interface can be enabled on the following pins: GPIO_1, GPIO_3, GPIO_4, GPIO_5, GPIO_6, I2C_SCL, I2C_SDA – each of these pins can be configured for any function of the coexistence interface. [Table 7-6](#) shows a usage example of the 2-wire interface using the GPIO_3 and GPIO_4 pins; 3-wire interface using the GPIO_3, GPIO_4, and GPIO_5 pins; for more specific instructions on configuring Coexistence refer to ATWILC1000-MR110PB Programming Guide.

Table 7-6. Coexistence Pin Assignment Example

Pin Name	Pin #	Function	Target	2-wire	3-wire
GPIO_3	25	BT_Req	BT is requesting to access the medium to transmit or receive. Goes high on TX or RX slot	Used	Used
GPIO_4	26	WL_Act	Device response to the BT request. High - BT_req is denied and BT slot blocked.	Used	Used
GPIO_5	27	BT_Pri	Priority of the BT packets in the requested slot. High to indicate high priority and low for normal.	Not Used	Used
GPIO_6	1	Ant_SW	Direct control on Antenna (coex bypass)	Optional	Optional

8 Power Consumption

8.1 Description of Device States

ATWILC1000B has several Device States:

- ON_Transmit_High_Power – Device is actively transmitting an 802.11 signal. Highest output power and nominal current consumption
- ON_Transmit_Low_Power – Device is actively transmitting an 802.11 signal. Reduced output power and reduced current consumption
- ON_Receive_High_Power – Device is actively receiving an 802.11 signal. Lowest sensitivity and nominal current consumption
- ON_Receive_Low_Power – Device is actively receiving an 802.11 signal. Degraded sensitivity and reduced current consumption
- ON_Doze – Device is on but is neither transmitting nor receiving
- Power_Down – Device core supply off (Leakage)

The following pins are used to switch between the ON and Power_Down states:

- CHIP_EN – Device pin (pin #22) used to enable DC/DC Converter
- VDDIO – I/O supply voltage from external supply

In the ON states, VDDIO is on and CHIP_EN is high (at VDDIO voltage level). To switch between the ON states and Power_Down state CHIP_EN has to change between high and low (GND) voltage. When VDDIO is off and CHIP_EN is low, the chip is powered off with no leakage (also see Section 8.3).

8.2 Current Consumption in Various Device States

Table 8-1. Current consumption

Device State	Code Rate	Output Power, dBm	Current Consumption ¹	
			I _{VBATT}	I _{VDDIO}
ON_Transmit_High_Power	802.11b 1Mbps	19.5	294 mA	22 mA
	802.11b 11Mbps	20.5	290 mA	22 mA
	802.11g 6Mbps	19.5	292 mA	22 mA
	802.11g 54Mbps	17.5	250 mA	22 mA
	802.11n MCS 0	18.0	289 mA	22 mA
	802.11n MCS 7	15.5	244 mA	22 mA
ON_Transmit_Low_Power	802.11b 1Mbps	18.0	233 mA	2 mA
	802.11b 11Mbps	18.5	231 mA	2 mA
	802.11g 6-18Mbps	17.0	146 mA	2 mA
	802.11g >18Mbps	N/A	N/A	N/A
	802.11n MCS 0-3	15.5	132 mA	2 mA
	802.11n >MCS 3	N/A	N/A	N/A
ON_Receive_High_Power	802.11b 1Mbps	N/A	52.5 mA	22 mA
	802.11b 11Mbps	N/A	52.5 mA	22 mA

Device State	Code Rate	Output Power, dBm	Current Consumption ¹	
			I _{VBATT}	I _{VDDIO}
	802.11g 6Mbps	N/A	55.0 mA	22 mA
	802.11g 54Mbps	N/A	57.5 mA	22 mA
	802.11n MCS 0	N/A	54.0 mA	22 mA
	802.11n MCS 7	N/A	58.5 mA	22 mA
ON_Receive_Low_Power	802.11b 1Mbps	N/A	63.5 mA	2.4 mA
	802.11b 11Mbps	N/A	64.2 mA	2.4 mA
	802.11g 6Mbps	N/A	65.4 mA	2.4 mA
	802.11g 54Mbps	N/A	65.4 mA	2.4 mA
	802.11n MCS 0	N/A	65.6 mA	2.4 mA
	802.11n MCS 7	N/A	70.1mA	2.4 mA
ON_Doze	N/A	N/A	380µA	<10µA
Power_Down	N/A	N/A	<0.5µA	<0.2µA

Note: 1. Conditions: VBATT @ 3.6v, VDDIO@ 3.3V, Temp 25°C.

8.3 Restrictions for Power States

When no power supplied to the device, i.e., the DC/DC Converter output and VDDIO are both off (at ground potential). In this case, a voltage cannot be applied to the device pins because each pin contains an ESD diode from the pin to supply. This diode will turn on when voltage higher than one diode-drop is supplied to the pin.

If a voltage must be applied to the signal pads while the chip is in a low power state, the VDDIO supply must be on, so the SLEEP or Power_Down state must be used.

Similarly, to prevent the pin-to-ground diode from turning on, do not apply a voltage that is more than one diode-drop below ground to any pin.

8.4 Power-Up/Down Sequence

The power-up/down sequence for ATWILC1000B is shown in [Figure 8-1](#). The timing parameters are provided in [Table 8-2](#).

Figure 8-1. Power Up/Down Sequence




Table 8-2. Power-Up/Down Sequence Timing

Parameter	Min	Max	Units	Description	Notes
t_A	0		ms	VBATT rise to VDDIO rise	VBATT and VDDIO can rise simultaneously or can be tied together. VDDIO must not rise before VBATT.
t_B	0		ms	VDDIO rise to CHIP_EN rise	CHIP_EN must not rise before VDDIO. CHIP_EN must be driven high or low, not left floating.
t_C	5		ms	CHIP_EN rise to RESETN rise	This delay is needed because XO clock must stabilize before RESETN removal. RESETN must be driven high or low, not left floating.
$t_{A'}$	0		ms	VDDIO fall to VBATT fall	VBATT and VDDIO can fall simultaneously or can be tied together. VBATT must not fall before VDDIO.
$t_{B'}$	0		ms	CHIP_EN fall to VDDIO fall	VDDIO must not fall before CHIP_EN. CHIP_EN and RESETN can fall simultaneously.
$t_{C'}$	0		ms	RESETN fall to VDDIO fall	VDDIO must not fall before RESETN. RESETN and CHIP_EN can fall simultaneously.

8.5 Digital I/O Pin Behavior during Power-Up Sequences

Table 8-3 represents digital I/O Pin states corresponding to device power modes.

Table 8-3. Digital I/O Pin Behavior in Different Device States

Device State	VDDIO	CHIP_EN	RESETN	Output Driver	Input Driver	Pull Up/Down Resistor (96Ω)
Power_Down: core supply off	High	Low	Low	Disabled (Hi-Z)	Disabled	Disabled
Power-On Reset: core supply on, hard reset on	High	High	Low	Disabled (Hi-Z)	Disabled	Enabled
Power-On Default: core supply on, device out of reset but not programmed yet	High	High	High	Disabled (Hi-Z)	Disabled	Enabled
On_Doze/ On_Transmit/ On_Receive: core supply on, device programmed by firmware	High	High	High	Programmed by firmware for each pin: Enabled or Disabled	Opposite of Output Driver state	Programmed by firmware for each pin: Enabled or Disabled

9 Notes on Interfacing to the ATWILC1000-MR110PB


9.1 Programmable Pull Up Resistors

The ATWILC1000-MR110PB provides programmable pull-up resistors on various pins. The purpose of these resistors is to keep any unused input pins from floating which can cause excess current to flow through the input buffer from the VDDIO supply. Any unused module pin on the ATWILC1000-MR110PB should leave these pull-up resistors enabled so the pin will not float. The default state at power up is for the pull-up resistor to be enabled. However, any pin which is used should have the pull-up resistor disabled. The reason for this is that if any pins are driven to a low level while the ATWILC1000-MR110PB is in the low power sleep state, current will flow from the VDDIO supply through the pull-up resistors, increasing the current consumption of the module. Since the value of the pull-up resistor is approximately 100KΩ, the current through any pull-up resistor that is being driven low will be $VDDIO/100K$. For $VDDIO = 3.3V$, the current through each pull-up resistor that is driven low would be approximately $3.3V/100K = 33\mu A$. Pins which are used and have had the programmable pull-up resistor disabled should always be actively driven to either a high or low level and not be allowed to float.

See the ATWILC1000-MR110PB Programming Guide for information on enabling/disabling the programmable pull up resistors.

10 Recommended Footprint (Unit: mm)

Figure 10-1. Footprint Drawing



11 RF Performance Placement Guidelines

It is critical to follow the recommendations listed below to achieve the best RF performance:

Module must be placed on main board - printed antenna area must overlap with the carrier board. The portion of the module containing the antenna should not stick out over the edge of the main board. The antenna is designed to work properly when it is sitting directly on top of a 1.5mm thick printed circuit board.

If the module is placed at the edge of the main board, a minimum 22mm by 5mm area directly under the antenna must be clear of all metal on all layers of the board. "In-land" placement is acceptable; however deepness of keep-out area must groove to: module edge to main board edge plus 5mm. **DO NOT PLACE MODULE IN THE MIDDLE OF THE MAIN BOARD OR FAR AWAY FROM THE MAIN BOARD EDGE.**

Keep away from antenna, as far as possible, large metal objects to avoid electromagnetic field blocking.

Do not enclose the antenna within a metal shield.

Keep any components which may radiate noise or signals within the 2.4GHz – 2.5GHz frequency band far away from the antenna or better yet, shield those components. Any noise radiated from the main board in this frequency band will degrade the sensitivity of the module.


Contact Atmel for assistance if any other placement is required.

12 Recommended Reflow Profile

Refer to IPC/JEDEC standard. Peak Temperature : <250°C

Number of Times: 2 times maximum

Figure 12-1. Typical Reflow Profile



13 Module Schematics

Table 13-1. ATWILC100-MR110PB Schematic





Table 13-2. ATWILC1000-MR110UB Schematic



14 Module Bill of Materials (BOM)

Wi-Fi shielded module with discrete balun and printed antenna

Table 14-1. ATWILC1000-MR110PB BOM

Item	Qty	Reference	Value	Description	Manufacturer	Part Number	Footprint
1	2	C5,C12	1.0uF	CAP,CER,1.0uF,20%,X5R,0402,6.3V	Panasonic	ECJ-0EB01105M	CS0402
2	7	C2,C3,C4,C8,C9,C10 , C11	0.1uF	CAP,CER,0.1uF,10%,X5R,0402,10V	AVX	0402ZD104KAT2A	CS0402
3	1	C25	4.7uF	CAP CER 4.7UF 4V 20% X5R 0402	Murata	GRM155R60G475ME47D	CS0402
4	2	C23,C24	1pF	CAP CER 1PF 50V NPO 0201	Murata	GRM0335C1H1R0CA01D	CS0201
5	2	C6,C7	10PF	CAP CER 10PF 50V 1% NPO 0402	Murata	GRM1555C1H100FA01D	CS0402
6	2	C15,C16	1.8PF	CAP CER 1.8PF 50V NPO 0201	Murata	GRM0335C1H1R8CA01D	CS0201
7	1	C20	1.2PF	CAP CER 1.2PF 50V NPO 0201	Murata	GRM0335C1H1R2CA01D	CS0201
8	1	C21	0	RES 0.0 OHM 1/20W JUMP 0201 SMD	Panasonic	ERJ-1GN0R00C	RS0201
9		C18,C22	DNI				
10	1	C1	1.0uF	CAP CER 1UF 4V 20% X6S 0201	Murata	GRM033C80G105MEA2D	CS0201
11	3	FB1,FB2,FB3	BLM15AG121SN1	FERRITE,120 OHM @100MHz,0402	Murata	BLM15AG121SN1	FBS0402
12	1	FB4	BLM03AG121SN1D	FERRITE BEAD 120 OHM 200MA 0201	Murata	BLM03AG121SN1D	FBS0201
13	1	L1	2.2uH	POWER INDUCTOR,2.2uH,20%,750mA,0.3ohms,0603	Murata	LQM18PN2R2MFRL	LPS0603
14	1	L4	15nH	INDUCTOR 15NH 300MA 0402	Murata	LQG15HS15NJ02D	LS0402
15	2	L2,L5	3.3nH	INDUCTOR 3.3+/-0.2NH 750MA 0201	Murata	LQP03TN3N3C02D	LS0201
16	1	R2	3.3PF	CAP,CER,3.3pF,NPO,0402,50V	Murata	GRM1555C1H3R3CA01	CS0402
17	1	U1	ATWILC1000B-MU-T	IC, WiFi, 40QFN	Atmel	ATWILC1000B-MU-T	40QFN
18	1	Y1	26.000MHz	CRYSTAL 26MHZ 10PF SMD	Abracon	ABM10-26.000MHZ-D30-T3	4 SMD
19	1			PCB (Blue 21.7 x 14.7mm)		ATWILC1000-MR110PB	
20	1			RF SHIELD (12.70 x 13.66 x 1.3 mm)			

15 Application Reference Design

The ATWILC1000-MR110PB reference design schematic is shown in [Figure 15-1](#).

Figure 15-1. WILC1000-MR110PB SDIO





Figure 15-2. WILC1000-MR110PB SPI



16 Reference Documentation and Support

16.1 Reference Documents

Atmel offers a set of collateral documentation to ease integration and device ramp.

The following list of documents available on Atmel web or integrated into development tools.

To enable fast development contact your local FAE or visit the <http://www.atmel.com/>.

Title	Content
Datasheet	This Document
Design Files Package	User Guide, Schematic, PCB layout, Gerber, BOM & System notes on: RF/Radio Full Test Report, radiation pattern, design guidelines, temperature performance, ESD.
Platform Getting Started Guide	How to use package: Out of the Box starting guide, HW limitations and notes, SW Quick start guidelines.
HW Design Guide	Best practices and recommendations to design a board with the product, Including: Antenna Design for Wi-Fi (layout recommendations, types of antennas, impedance matching, using a power amplifier, etc.), SPI/UART protocol between Wi-Fi SoC and the Host MCU.
SW Design Guide	Integration guide with clear description of: High level Arch, overview on how to write a networking application, list all API, parameters and structures. Features of the device, SPI/handshake protocol between device and host MCU, with flow/sequence/state diagram, timing.
SW Programmer Guide	Explain in details the flow chart and how to use each API to implement all generic use cases (e.g. start AP, start STA, provisioning, UDP, TCP, http, TLS, p2p, errors management, connection/transfer recovery mechanism/state diagram) - usage & sample App note

For a complete listing of development-support tools & documentation, visit <http://www.atmel.com/>, or contact the nearest Atmel field representative.

17 Revision History

Doc Rev.	Date	Comments
42503A	08/2015	Updated due to changes from WILC100A(42380D) to WILC1000B: <ol style="list-style-type: none">1. Updated power numbers and description, added high-power and low-power modes2. Updated radio performance numbers3. Fixed typos in SPI interface timing4. Added hardware accelerators in feature list (security and checksum)5. Increased instruction RAM size from 128KB to 160KB6. Improved and corrected description of Coexistence interface7. Miscellaneous minor updates and corrections



Atmel®, Atmel logo and combinations thereof, Enabling Unlimited Possibilities®, and others are registered trademarks or trademarks of Atmel Corporation in U.S. and other countries. ARM®, ARM Connected® logo, and others are the registered trademarks or trademarks of ARM Ltd. Other terms and product names may be trademarks of others.

DISCLAIMER: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN THE ATMEL TERMS AND CONDITIONS OF SALES LOCATED ON THE ATMEL WEBSITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS AND PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and products descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.

SAFETY-CRITICAL, MILITARY, AND AUTOMOTIVE APPLICATIONS DISCLAIMER: Atmel products are not designed for and will not be used in connection with any applications where the failure of such products would reasonably be expected to result in significant personal injury or death ("Safety-Critical Applications") without an Atmel officer's specific written consent. Safety-Critical Applications include, without limitation, life support devices and systems, equipment or systems for the operation of nuclear facilities and weapons systems. Atmel products are not designed nor intended for use in military or aerospace applications or environments unless specifically designated by Atmel as military-grade. Atmel products are not designed nor intended for use in automotive applications unless specifically designated by Atmel as automotive-grade.