

Important notice

Dear Customer,

On 7 February 2017 the former NXP Standard Product business became a new company with the tradename **Nexperia**. Nexperia is an industry leading supplier of Discrete, Logic and PowerMOS semiconductors with its focus on the automotive, industrial, computing, consumer and wearable application markets

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

Instead of http://www.nxp.com, http://www.nxp.com, http://www.nexperia.com, http://www.nexperia.com)

Instead of sales.addresses@www.nxp.com or sales.addresses@www.semiconductors.philips.com, use salesaddresses@nexperia.com (email)

Replace the copyright notice at the bottom of each page or elsewhere in the document, depending on the version, as shown below:

- © NXP N.V. (year). All rights reserved or © Koninklijke Philips Electronics N.V. (year). All rights reserved

Should be replaced with:

- © Nexperia B.V. (year). All rights reserved.

If you have any questions related to the data sheet, please contact our nearest sales office via e-mail or telephone (details via **salesaddresses@nexperia.com**). Thank you for your cooperation and understanding,

Kind regards,

Team Nexperia

INTEGRATED CIRCUITS

DATA SHEET

74ALVCH1684120-bit bus interface D-type latch (3-State)

Product specification

1998 Jul 27

IC24 Data Handbook





20-bit bus interface D-type latch (3-State)

74ALVCH16841

FEATURES

- Wide supply voltage range of 1.2V to 3.6V
- Complies with JEDEC standard no. 8-1A
- Wide supply voltage range of 1.2V to 3.6V
- CMOS low power consumption
- Direct interface with TTL levels
- MULTIBYTETM flow-through standard pin-out architecture
- Low inductance multiple V_{CC} and GND pins for minimum noise and ground bounce
- Current drive ±24 mA at 3.0 V
- All inputs have bus hold circuitry
- Output drive capability 50Ω transmission lines @ 85°C
- 3-State non-inverting outputs for bus oriented applications


DESCRIPTION

The 74ALVCH16841 has two 10-bit D-type latch featuring separate D-type inputs for each latch and 3-State outputs for bus oriented applications. The two sections of each register are controlled independently by the latch enable (nLE) and output enable (n $\overline{\text{OE}}$) control gates.

When nOE is LOW, the data in the registers appears at the outputs. When nOE is High the outputs are in High-impedance OFF state. Operation of the nOE input does not affect the state of the flip-flops.

The 74ALVCH16841 has active bus hold circuitry which is provided to hold unused or floating data inputs at a valid logic level. This feature eliminates the need for external pull-up or pull-down resistors.

PIN CONFIGURATION



QUICK REFERENCE DATA

GND = 0V; $T_{amb} = 25^{\circ}C$; $t_{f} = t_{f} \le 2.5$ ns

SYMBOL	PARAMETER	CONDITIO	NS	TYPICAL	UNIT	
t _{PHL} /t _{PLH}	Propagation delay nD _n to nQ _n	$V_{CC} = 2.5V, C_L = 30pF$ $V_{CC} = 3.3V, C_L = 50pF$	$V_{CC} = 2.5V, C_L = 30pF$ $V_{CC} = 3.3V, C_L = 50pF$			
t _{PHL} /t _{PLH}	Propagation delay nLE to nQ _n	$V_{CC} = 2.5V, C_L = 30pF$ $V_{CC} = 3.3V, C_L = 50pF$				
C _I	Input capacitance			5.0	pF	
C _{PD}	Power dissipation capacitance per buffer	$V_1 = GND \text{ to } V_{CC}^1$	Outputs enabled 19		pF	
CPD Power dissipation capacitance per buner		A = QMD to AGG	Outputs disabled	3	PF	

NOTES

1. C_{PD} is used to determine the dynamic power dissipation (P_D in μW):

 $\begin{aligned} &P_D = C_{PD} \times V_{CC}{}^2 \times f_i + \Sigma \; (C_L \times V_{CC}{}^2 \times f_o) \; \text{where: } f_i = \text{input frequency in MHz; } C_L = \text{output load capacitance in pF;} \\ &f_o = \text{output frequency in MHz; } V_{CC} = \text{supply voltage in V; } \Sigma \; (C_L \times V_{CC}{}^2 \times f_o) = \text{sum of outputs.} \end{aligned}$

ORDERING INFORMATION

PACKAGES	TEMPERATURE RANGE	OUTSIDE NORTH AMERICA	NORTH AMERICA	DWG NUMBER	
56-Pin Plastic TSSOP Type II	-40°C to +85°C	74ALVCH16841 DGG	ACH16841 DGG	SOT364-1	

20-bit bus interface D-type latch (3-State)

74ALVCH16841

PIN DESCRIPTION

	0.000	
PIN NUMBER	SYMBOL	FUNCTION
1	1 OE	Output enable inputs (active-LOW)
56	1LE	Latch enable inputs (active HIGH)
55, 54, 52, 51, 49, 48, 47, 45, 44, 43	1D0 – 1D9	Data inputs
2, 3, 5, 6, 8, 9, 10, 12, 13, 14	1Q0 – 1Q9	Data outputs
4, 11, 18, 25, 32, 39, 46, 53	GND	Ground (0V)
7, 22, 35, 50	V _{CC}	Positive supply voltage
28	2 OE	Output enable inputs (active-LOW)
29	2LE	Latch enable inputs (active HIGH)
42, 41, 40, 38, 37, 36, 34, 33, 31, 30	2D0 – 2D9	Data inputs
15, 16, 17, 19, 20, 21, 23, 24, 26, 27	2Q0 – 2Q9	Data outputs


FUNCTION TABLE

	INPUTS	OUTPUT	
nŌĒ	LE	Dx	Q
L	Н	L	L
L	Н	Н	Н
L	L	Х	Q_0
Н	Х	Х	Z


H = High voltage level

Low voltage level

High impedance "off" state




LOGIC SYMBOL (IEEE/IEC)



LOGIC DIAGRAM

3




1998 Jul 27

20-bit bus interface D-type latch (3-State)

74ALVCH16841

BUS HOLD CIRCUIT



RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	CONDITIONS	MIN	MAX	UNIT
V	DC supply voltage 2.5V range (for max. speed performance @ 30 pF output load)		2.3	2.7	V
V _{CC}	DC supply voltage 3.3V range (for max. speed performance @ 50 pF output load)		3.0	3.6	V
VI	DC Input voltage range		0	V _{CC}	V
Vo	DC output voltage range		0	V _{CC}	V
T _{amb}	Operating free-air temperature range		-40	+85	°C
t _r , t _f	Input rise and fall times	$V_{CC} = 2.3 \text{ to } 3.0 \text{V}$ $V_{CC} = 3.0 \text{ to } 3.6 \text{V}$	0 0	20 10	ns/V

ABSOLUTE MAXIMUM RATINGS

In accordance with the Absolute Maximum Rating System (IEC 134) Voltages are referenced to GND (ground = 0V)

SYMBOL	PARAMETER	CONDITIONS	RATING	UNIT
V _{CC}	DC supply voltage		-0.5 to +4.6	V
I _{IK}	DC input diode current	V _I < 0	-50	mA
Vı	DC input voltage	For control pins ¹	-0.5 to +4.6	V
V	DC Input voitage	For data inputs ¹	-0.5 to V _{CC} +0.5	l '
I _{OK}	DC output diode current	$V_O > V_{CC}$ or $V_O < 0$	±50	mA
Vo	DC output voltage	Note 1	-0.5 to V _{CC} +0.5	V
Io	DC output source or sink current	$V_O = 0$ to V_{CC}	±50	mA
I _{GND} , I _{CC}	DC V _{CC} or GND current		±100	mA
T _{stg}	Storage temperature range		-65 to +150	°C
P _{TOT}	Power dissipation per package -plastic medium-shrink (SSOP) -plastic thin-medium-shrink (TSSOP)	For temperature range: -40 to +125 °C above +55°C derate linearly with 11.3 mW/K above +55°C derate linearly with 8 mW/K	850 600	mW

4

NOTE:

1998 Jul 27

^{1.} The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

20-bit bus interface D-type latch (3-State)

74ALVCH16841

DC ELECTRICAL CHARACTERISTICS

Over recommended operating conditions. Voltage are referenced to GND (ground = 0 V).

				LIMITS		
SYMBOL	PARAMETER	TEST CONDITIONS	Temp :	UNIT		
			MIN	TYP ¹	MAX	1
.,	LUCII I seed la seed essite see	V _{CC} = 2.3 to 2.7V	1.7	1.2		\ , <i>,</i>
V_{IH}	HIGH level Input voltage	V _{CC} = 2.7 to 3.6V	2.0	1.5		\ \
	LOWI book book and	V _{CC} = 2.3 to 2.7V		1.2	0.7	V
V_{IL}	LOW level Input voltage	V _{CC} = 2.7 to 3.6V		1.5	0.8	1 '
		V_{CC} = 2.3 to 3.6V; V_I = V_{IH} or V_{IL} ; I_O = $-100\mu A$	V _{CC} -0.2	V _{CC}		
		$V_{CC} = 2.3V$; $V_I = V_{IH}$ or V_{IL} ; $I_O = -6mA$	V _{CC} -0.3	V _{CC} -0.08		1
	LUCIII and and and and and	$V_{CC} = 2.3V$; $V_I = V_{IH}$ or V_{IL} ; $I_O = -12mA$	V _{CC} -0.6	V _{CC} - 0.26		1 ,
V _{OH}	HIGH level output voltage	$V_{CC} = 2.7V$; $V_I = V_{IH}$ or V_{IL} ; $I_O = -12mA$	V _{CC} _0.5	V _{CC} _0.14		' '
		$V_{CC} = 3.0V$; $V_I = V_{IH}$ or V_{IL} ; $I_O = -12mA$	V _{CC} _0.6	C-0.6 V _{CC} -0.09		1
		$V_{CC} = 3.0V$; $V_I = V_{IH}$ or V_{IL} ; $I_O = -24$ mA	V _{CC} -1.0	V _{CC} - 0.28		
		$V_{CC} = 2.3 \text{ to } 3.6 \text{V}; \ V_I = V_{IH} \text{ or } V_{IL}; I_O = 100 \mu\text{A}$		GND	0.20	٧
		$V_{CC} = 2.3V$; $V_I = V_{IH}$ or V_{IL} ; $I_O = 6mA$		0.07	0.40	V
V_{OL}	LOW level output voltage	$V_{CC} = 2.3V$; $V_I = V_{IH}$ or V_{IL} ; $I_O = 12mA$		0.15	0.70	
		$V_{CC} = 2.7V$; $V_I = V_{IH}$ or V_{IL} ; $I_O = 12mA$		0.14	0.40	\ v
		$V_{CC} = 3.0V$; $V_I = V_{IH}$ or V_{IL} ; $I_O = 24$ mA		0.27	0.55	
l _l	Input leakage current	V _{CC} = 2.3 to 3.6V; V _I = V _{CC} or GND		0.1	5	μА
I _{OZ}	3-State output OFF-state current	V_{CC} = 2.3 to 3.6V; V_I = V_{IH} or V_{IL} ; V_O = V_{CC} or GND		0.1	10	μА
I _{CC}	Quiescent supply current	$V_{CC} = 2.3 \text{ to } 3.6 \text{V}; V_{I} = V_{CC} \text{ or GND}; I_{O} = 0$		0.2	40	μА
Δl _{CC}	Additional quiescent supply current	$V_{CC} = 2.3V \text{ to } 3.6V; V_I = V_{CC} - 0.6V; I_O = 0$		150	750	μА
I _{BHL} ²	Bus hold LOW sustaining current	$V_{CC} = 2.3V; V_1 = 0.7V$	45			μА
IBHL	Dus fiold LOVV sustaining current	$V_{CC} = 3.0V; V_I = 0.8V$	75 150			μ
I _{BHH} ²	Bus hold HIGH sustaining current	$V_{CC} = 2.3V; V_I = 1.7V$	-45 -75			μΑ
	, and the second	$V_{CC} = 3.0V; V_I = 2.0V$		-175		<u> </u>
I _{BHLO} ²	Bus hold LOW overdrive current	V _{CC} = 3.6V	500			μΑ
I _{BHHO} ²	Bus hold HIGH overdrive current	$V_{CC} = 3.6V$	-500			μΑ

5

1998 Jul 27

All typical values are at T_{amb} = 25°C.
 Valid for data inputs of bus hold parts.

20-bit bus interface D-type latch (3-State)

74ALVCH16841

AC CHARACTERISTICS FOR V_{CC} = 2.3V TO 2.7V RANGE GND = 0V; t_{r} = t_{f} \leq 2.0ns; C_{L} = 30pF

SYMBOL	PARAMETER	WAVEFORM	Vo	UNIT		
			MIN	TYP ¹	MAX	
t _{PLH} /t _{PHL}	Propagation delay nD _n to nQ _n	1, 5	1.0	2.5	5.0	ns
t _{PLH} /t _{PHL}	Propagation delay nLE to nQ _n	2, 5	1.0	2.5	5.6	ns
t _{PZH} /t _{PZL}	3-State output enable time nOE _n to nQ _n	4, 5	1.0	2.7	6.2	ns
t _{PHZ} /t _{PLZ}	3-State output disable time nOE _n to nQ _n	4, 5	1.1	2.2	5.3	ns
t _W	nLE pulse width HIGH	2, 5	3.3	1.5	-	ns
t _{SU}	Set up time nD _n to nLE	3, 5	1.3	0.1	_	ns
T _h	Hold time nD _n to nLE	3, 5	1.4	0.3	_	ns

AC CHARACTERISTICS FOR V_{CC} = 3.0V TO 3.6V RANGE AND V_{CC} = 2.7V GND = 0V; t_r = t_f \leq 2.5ns; C_L = 50pF

	SYMBOL PARAMETER			LIMITS			UNIT		
SYMBOL			V _C	$_{\rm C}$ = 3.3 \pm 0.	3V				
			MIN	TYP ^{1, 2}	MAX	MIN	TYP ¹	MAX	1 1
t _{PLH} /t _{PHL}	Propagation delay nD _n to nQ _n	1, 5	1.0	2.4	3.9	1.0	2.6	4.7	ns
t _{PLH} /t _{PHL}	Propagation delay nLE to nQ _n	2, 5	1.0	2.4	4.3	1.0	2.6	5.1	ns
t _{PZH} /t _{PZL}	3-State output enable time nOE _n to nQ _n	4, 5	1.0	2.3	4.9	1.0	3.1	6.0	ns
t _{PHZ} /t _{PLZ}	3-State output disable time nOE _n to nQ _n	4, 5	1.3	2.9	4.1	1.3	3.1	4.3	ns
t _W	nLE pulse width HIGH	2, 5	3.3	1.5	-	3.3	1.5	_	ns
t _{SU}	Set up time nD _n to nLE	3, 5	1.0	0.6	-	1.1	0.1	_	ns
t _h	Hold time nDn to nLE	3, 5	1.4	0.2	_	1.7	0.2	_	ns

6

NOTES:

- 1. All typical values are measured T_{amb} = 25°C.
- 2. Typical value is measured at $V_{CC} = 3.3V$

Downloaded from Arrow.com.

^{1.} All typical values are at V_{CC} = 3.3V and T_{amb} = 25°C.

20-bit bus interface D-type latch (3-State)

74ALVCH16841

AC WAVEFORMS FOR $V_{CC} = 2.3V$ TO 2.7V AND V_{CC} < 2.3V RANGE

 $V_M = 0.5 V_{CC}$ $V_X = V_{OL} + 0.15V$ $V_Y = V_{OH} - 0.15V$


Vol. and VoH are the typical output voltage drop that occur with the

AC WAVEFORMS FOR $V_{CC} = 3.0V$ TO 3.6V AND V_{CC} = 2.7V RANGE


 $V_{M} = 1.5 V$ $V_X = V_{OL} + 0.3V$

 $V_{Y} = V_{OH} - 0.3V$


V_{OL} and V_{OH} are the typical output voltage drop that occur with the output load.




Waveform 1. The input (D_n) to output (Q_n) propagation delay



Waveform 2. The latch enable (LE) pulse width, the latch enable input to output (Qn) propagation delay




Waveform 3. The data set up and hold times for the D_n input to the LE input



Waveform 4. 3-State enable and disable times

TEST CIRCUIT

7




Waveform 5. Load circuitry for switching times


20-bit bus interface D-type latch (3-State)


74ALVCH16841

TSSOP56: plastic thin shrink small outline package; 56 leads; body width 6.1mm

SOT364-1









DIMENSIONS (mm are the original dimensions).

UNIT	A max.	A ₁	A ₂	А3	bp	С	D ⁽¹⁾	E ⁽²⁾	е	HE	L	Lp	œ	v	w	у	Z	θ
mm	1.2	0.15 0.05	1.05 0.85	0.25	0.28 0.17	0.2 0.1	14.1 13.9	6.2 6.0	0.5	8.3 7.9	1.0	0.8 0.4	0.50 0.35	0.25	0.08	0.1	0.5 0.1	8° 0°

Notes

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE
SOT364-1		MO-153EE				-93-02-03 95-02-10

8

20-bit bus interface D-type latch (3-State)

74ALVCH16841

NOTES

9

20-bit bus interface D-type latch (3-State)

74ALVCH16841

Data sheet status

Data sheet status	Product status	Definition [1]
Objective specification	Development	This data sheet contains the design target or goal specifications for product development. Specification may change in any manner without notice.
Preliminary specification	Qualification	This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make chages at any time without notice in order to improve design and supply the best possible product.
Product specification	Production	This data sheet contains final specifications. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.

^[1] Please consult the most recently issued datasheet before initiating or completing a design.

Definitions

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Disclaimers

Life support — These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088–3409 Telephone 800-234-7381 © Copyright Philips Electronics North America Corporation 1998 All rights reserved. Printed in U.S.A.

print code Date of release: 07-98

Document order number: 9397-750-04561

Let's make things better.

Philips Semiconductors



