

# **TPS99001-Q1 System Management Controller**

#### 1 Features

- Qualified for automotive applications
- AEC-Q100 qualified with the following results:
  - Temperature grade 2: -40°C to 105°C ambient operating temperature
  - Device HBM ESD classification level 2
  - Device CDM ESD classification level C4B
- Automotive system management device for DLP® products:
  - Advanced power monitoring, sequencing, and protection circuits
  - Two die temperature monitors, MCU external watchdog timer, clock frequency monitor
  - SPI port with parity, checksum, and password register protection
  - Second SPI port for independent system monitoring
- On-chip DMD mirror voltage regulators
  - Generates +16-V, +8.5-V and -10-V DMD control voltages
- 12-bit ADC with up to 63 time sequence samples per frame

### 2 Applications

- Automotive advanced lighting applications (high resolution headlight)
- Adaptive driving beam (ADB)

### 3 Description

The TPS99001-Q1 system management controller is part of the DLP5531-Q1 chipset, which also includes the DLPC230-Q1 DMD display controller.

An integrated DMD high-voltage regulator supplies DMD mirror reference voltages, meeting the required tight tolerances. The power supply sequencer and monitor provide robust coordination of power-up and power-down events for the entire chipset.


The TPS99001-Q1 controller integrates a 12-bit ADC as one of the core components of the control system. The ADC is capable of automatic sampling up to 63 events per video frame.

Advanced system status monitoring circuits provide real-time visibility into display sub-system operational condition, including two processor watchdog circuits, two die temperature monitors, comprehensive supply monitoring for overvoltage and undervoltage detection, checksum and password register protection with byte-level parity on SPI bus transactions, and other built-in test functions.

### Device Information (1)

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TPS99001-Q1	HTQFP (100)	14.00 mm × 14.00 mm

For all available packages, see the orderable addendum at the end of the data sheet.



**Typical Standalone System** 



## **Table of Contents**

1 Features1	7.1 Overview	23
2 Applications 1	7.2 Functional Block Diagram	
3 Description1	7.3 Feature Description	
4 Revision History2	7.4 Device Functional Modes	31
5 Pin Configuration and Functions3	7.5 Register Maps	33
Specifications10	8 Application and Implementation	36
6.1 Absolute Maximum Ratings10	8.1 Application Information	36
6.2 ESD Ratings10	8.2 Typical Applications	
6.3 Recommended Operating Conditions11	9 Power Supply Recommendations	39
6.4 Thermal Information11	9.1 TPS99001-Q1 Power Supply Architecture	39
6.5 Electrical Characteristics - Analog to Digital	9.2 TPS99001-Q1 Power Outputs	39
Converter12	9.3 Power Supply Architecture	39
6.6 Electrical Characteristics - Voltage Regulators13	10 Layout	40
6.7 Electrical Characteristics - Temperature and	10.1 Layout Guidelines	
Voltage Monitors14	11 Device and Documentation Support	43
6.8 Electrical Characteristics - Current Consumption 15	11.1 Device Support	43
6.9 Power-Up Timing Requirements16	11.2 Receiving Notification of Documentation Updates	43
6.10 Power-Down Timing Requirements	11.3 Support Resources	43
6.11 Timing Requirements - Sequencer Clock20	11.4 Trademarks	43
6.12 Timing Requirements - Host / Diagnostic Port	11.5 Electrostatic Discharge Caution	43
SPI Interface21	11.6 Glossary	43
6.13 Timing Requirements - ADC Interface22	12 Mechanical, Packaging, and Orderable	
6.14 Switching Characteristics22	Information	44
7 Detailed Description23		

# **4 Revision History**

C	hanges from Revision * (June 2019) to Revision A (January 2021)	Page
•	First public release of data sheet	
•	Updated the numbering format for tables, figures, and cross-references throughout the document	



# **5 Pin Configuration and Functions**




Figure 5-1. PZP Package 100-Pin HTQFP Top View



## Table 5-1. Pin Functions - Initialization, Clock, and Diagnostics

	PIN	TYPE	DESCRIPTION
NO.	NAME	ITPE	DESCRIPTION
6	WD1	I	Watchdog interrupt channel 1
7	WD2	I	Watchdog interrupt channel 2
8	PARK_Z	0	DMD mirror parking signal (active low)
9	RESET_Z	0	Reset output to the DLPC230-Q1. TPS99001-Q1 controlled.
10	INT_Z	0	Interrupt output signal to DLPC230-Q1 (open drain). Recommended to pull up to the DLPC230-Q1 3.3-V rail controlled by the TPS99001-Q1's ENB_3P3V signal.
11	PROJ_ON	I	Input signal to enable/disable the IC and DLP projector
16	SEQ_START	I	PWM shadow latch control; indicates a start of sequence
17	SEQ_CLK	ı	Sequencer clock
40	DMUX0	0	Digital test point output
41	DMUX1	0	Digital test point output
57	AMUX1	0	Analog test mux output 1
61	AMUX0	0	Analog test mux output 0

### Table 5-2. Pin Functions - Power and Ground

	PIN		and discussions - rower and Ground
NO.	NAME	TYPE	DESCRIPTION
13, 35	VSS_IO	GND	Ground connection for digital IO interface
14, 36	VDD_IO	POWER	3.3-V power input for IO rail supply
24	DVSS	GND	Digital core ground return
25, 60, 75, 99	PBKG	GND	Substrate tie and ESD ground return
26	DVDD	POWER	3.3-V power input for digital core supply
42	DRVR_PWR	POWER	6-V power input
48	VSS_DRVR	GND	Ground connection for driver power
49	DMD_VOFFSET	POWER	VOFFSET output rail. Connect a 1-μF ceramic capacitor to ground
50	DMD_VBIAS	POWER	VBIAS output rail. Connect a 0.47-µF ceramic capacitor to ground
51	DMD_VRESET	POWER	VRESET output rail. Connect a 1-µF ceramic capacitor to ground. Connect to DRST_HS_IND through external diode. Connect anode of diode to DMD_VRESET.
53	DRST_PGND	GND	Power ground for DMD power supply. Connect to ground plane
55	VIN_DRST	POWER	6-V input for DMD power supply
56	VSS_DRST	GND	Ground supply for DMD power supply
59	AVDD	POWER	3.3-V power supply input for analog circuit
63	VLDOT_M8	POWER	Unused. Leave open or unconnected.
64	VLDOT_5V	POWER	Filter cap interface for 5-V LDO
65	VIN_LDOT_5V	POWER	6-V power input for 5-V LDO
66	GND_LDO	GND	Power ground return for LDO
67	VIN_LDOT_3P3V	POWER	6-V power input for 3.3-V LDO
68	VLDOT_3P3V	POWER	Filter cap interface for 3.3-V LDO
71	VSS_TIA2	GND	Ground
72	VSS_TIA1	GND	Ground
78, 100	AVSS	GND	Analog ground
79	VIN_LDOA_3P3	POWER	6-V power input for dedicated ADC interface 3.3-V LDO supply
80	VLDOA_3P3	POWER	Dedicated ADC interface 3.3-V LDO filter cap output
81, 84, 87, 89, 91	VSSL_ADC	GND	External ADC channel bondwire and lead frame isolation ground
95	ADC_VREF	POWER	ADC reference voltage output
			•



## Table 5-3. Pin Functions - Power Supply Management

PIN  NO. NAME  1 ENB_1P1V  2 ENB_1P8V  3 ENB_3P3V		TYPE	DESCRIPTION		
NO.	NAME	ITPE	DESCRIPTION		
1	ENB_1P1V	0	External 1.1-V buck enable. 3.3-V output.		
2	ENB_1P8V	0	External 1.8-V buck enable. 3.3-V output.		
3	ENB_3P3V	0	External 3.3-V buck enable. 3.3-V output		
52	DRST_LS_IND	ANA	Connection for the DMD power supply inductor (10 µH). Connect a 330-pF, 50-V capacitor to ground. X7R recommended.		
54	DRST_HS_IND	ANA	Connection for the DMD power supply inductor (10 µH)		
58	VMAIN	I	Main intermediate voltage monitor input. Use external resistor divider to set voltage input for brownout monitoring.		
62	VIN_LDOT_M8	0	Unused. Leave open or unconnected.		
96	V3P3V	I	External 3.3-V buck voltage monitor input		
97	V1P8V	ı	External 1.8-V buck voltage monitor input		
98	V1P1V	ı	External 1.1-V buck voltage monitor input		

### Table 5-4. Pin Functions - Reserved Pins

	PIN	TVDE	DESCRIPTION
NO.	NAME	TYPE	DESCRIPTION
12	Reserved	0	Reserved. Leave unconnected.
15	Reserved	0	Reserved. Leave unconnected.
18	Reserved	I	Reserved. Connect to ground.
19	Reserved	I	Reserved. Connect to ground.
20	Reserved	I	Reserved. Connect to ground.
21	Reserved	I	Reserved. Connect to ground.
22	Reserved	I	Reserved. Connect to ground.
23	Reserved	I	Reserved. Connect to ground.
37	Reserved	I	Reserved. Connect to ground
38	Reserved	0	Reserved. Leave unconnected.
39	Reserved	0	Reserved. Leave unconnected.
43	Reserved	0	Reserved. Leave unconnected.
44	Reserved	0	Reserved. Leave unconnected.
45	Reserved	0	Reserved. Leave unconnected.
46	Reserved	0	Reserved. Leave unconnected.
47	Reserved	0	Reserved. Leave unconnected.
69	Reserved	0	Reserved. Leave unconnected.
70	Reserved	I	Reserved. Leave unconnected.
73	Reserved	I	Reserved. Leave unconnected.
74	Reserved	0	Reserved. Leave unconnected.
76	Reserved	ANA	Reserved. Connect to ground.
77	Reserved	ANA	Reserved. Connect to ground.



### Table 5-5. Pin Functions - Serial Peripheral Interfaces

	PIN	TYPE	DESCRIPTION	
NO.	NAME	ITPE	DESCRIPTION	
27	SPI1_CLK	I	SPI control interface (DLPC230-Q1 master, TPS99001-Q1 slave), clock input	
28	SPI1_SS_Z	I	PI control interface (DLPC230-Q1 master, TPS99001-Q1 slave), chip select (active low)	
29	SPI1_DOUT	0	SPI control interface (DLPC230-Q1 master, TPS99001-Q1 slave), transmit data output	
30	SPI1_DIN	I	SPI control interface (DLPC230-Q1 master, TPS99001-Q1 slave), receive data input	
31	SPI2_DIN	I	SPI diagnostic port (slave), receive data input. For read-only monitoring.	
32	SPI2_DOUT	0	SPI diagnostic port (slave), transmit data output. For read-only monitoring.	
33	SPI2_SS_Z	I	SPI diagnostic port (slave), chip select (active low). For read-only monitoring.	
34	SPI2_CLK	I	SPI diagnostic port (slave), clock input. For read-only monitoring.	

Submit Document Feedback

## Table 5-6. Pin Functions - Analog to Digital Converter

	PIN	TYPE	DESCRIPTION
NO.	NAME	ITPE	DESCRIPTION
4	ADC_MISO	0	ADC 2-wire interface - data output. DLPC230-Q1 master, TPS99001-Q1 slave.
5	ADC_MOSI	I	ADC 2-wire interface - data input. DLPC230-Q1 master, TPS99001-Q1 slave.
82	LS_SENSE_N	I	Low side current sense ADC negative input, see Table 7-1
83	LS_SENSE_P	I	Low side current sense ADC positive input, see Table 7-1
85	ADC_IN1	I	External ADC channel 1, see Table 7-1
86	ADC_IN2	I	External ADC channel 2, see Table 7-1
88	ADC_IN3	I	External ADC channel 3, see Table 7-1
90	ADC_IN4	I	External ADC channel 4, see Table 7-1
92	ADC_IN5	I	External ADC channel 5, see Table 7-1
93	ADC_IN6	I	External ADC channel 6, see Table 7-1
94	ADC_IN7	I	External ADC channel 7, see Table 7-1



### **6 Specifications**

## **6.1 Absolute Maximum Ratings**

over operating free-air temperature range (unless otherwise noted)(1)

-	,	MIN	MAX	UNIT
	VDD_IO to VSS_IO	-0.3	4	
	DVDD to DVSS	-0.3	4	
	AVDD to DVSS	-0.3	4	
	All "VSS" to other "VSS" (grounds)	-0.1	0.1	
	All digital input signals to ground (WD1, WD2, ADC_MOSI, PROJ_ON, SEQ_START, SEQ_CLK, SPI1_CLK, SPI1_DIN, SPI1_SS, SPI2_DIN, SPI2_CLK, SPI2_SS, EXT_SMPL)	-0.3	3.6	
	DRVR_PWR to ground	-0.3	7.5	
Input	VIN_LDO_5V	-0.3	7.5	
voltage	V3P3V to ground	-0.3	5	V
	V1P8V to ground	-0.3	5	
	V1P1V to ground	-0.3	5	
	VIN_LDOA_3P3 to ground	-0.3	7.5	
	VIN_LDOT_3P3 to ground	-0.3	7.5	
	ADC_IN(7:1) to ground	-0.3	3.6	
	DRST_LS_IND to DRST_PGND	-0.3	27	
	VIN_DRST to ground	-0.3	7.5	
	VMAIN	-0.3	7.5	
Outputs	INT_Z	-0.3	7.5	V
Operating	junction temperature, T <sub>J</sub>	-40	130	°C
Storage te	mperature, T <sub>stg</sub>	-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 6.2 ESD Ratings

				VALUE	UNIT
		Human-body model (HBM), per AEC Q100-002	<u>(</u> 1)	±2000	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per AEC	All pins	±500	V
	<b>3</b> -	Q100-011	Corner pins	±750	

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

Submit Document Feedback



### **6.3 Recommended Operating Conditions**

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
TEMPERATURE				<u>'</u>	
T <sub>A</sub>	Operating ambient temperature <sup>(1)</sup>	-40		105	°C
T <sub>J</sub>	Operating junction temperature	-40		125	°C
VOLTAGE					
VDD_IO	IO 3.3-V voltage supply	3	3.3	3.6	V
DVDD	Digital 3.3-V supply	3	3.3	3.6	V
AVDD	Analog 3.3-V supply	3	3.3	3.6	V
ADC	ADC(7:1) inputs	0.1		1.6	V
VIN_DRST	DMD reset regulator input	5.5	6	7	V
VIN_LDOT_5V	Power supply input to 5-V LDO	5.5	6	7	V
VIN_LDOA_3P3V	Power supply input to 3.3-V ADC LDO	5.5	6	7	V
VIN_LDOT_3P3V	Power supply input to 3.3-V LDO	5.5	6	7	V
DRVR_PWR	Gate driver power supply	3	6	7	V

<sup>(1) -40°</sup>C to 105°C ambient, free air convection, AEC Q100 grade 2.

#### **6.4 Thermal Information**

		TPS99001-Q1	
	THERMAL METRIC <sup>(1)</sup> (2)	PZP (HTQFP)	UNIT
		100 PINS	
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	6.9	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	8.3	°C/W
ΨЈТ	Junction-to-top characterization parameter	0.1	°C/W
ΨЈВ	Junction-to-board characterization parameter	8.2	°C/W
R <sub>θJC(bot)</sub>	Junction-to-case (bottom) thermal resistance	0.4	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report (SPRA953).

<sup>(2)</sup> Operating ambient temperature is dependent on system thermal design. Operating junction temperature may not exceed its specified range across ambient temperature conditions.



# 6.5 Electrical Characteristics - Analog to Digital Converter

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
12-BIT ADC(1)						
V <sub>INPUT</sub>	Input range <sup>(2)</sup>		0.1		1.6	V
INL	Integral non-linearity	Over valid input range VINPUT	-4		4	LSB
DNL	Differential non-linearity		-2.5		2.5	LSB
ENOB	Effective number Of bits		10	12		bits
t <sub>SAMPLE</sub>	S/H sampling period		0.4	5.2	12.8	μs
t <sub>DELAY</sub>	S/H delay before conversion starts		0.4		2.8	μs
t <sub>SHOLD</sub>	S/H holding period			102.4	245	μs
t <sub>CONV</sub>	Conversion period			102.4		μs
V <sub>REF</sub>	Measurement reference	ADC reference voltage is doubled to 1.6 V	0.784	0.8	0.816	V
\/	Offset		-20		20	LSB
V <sub>OFFS</sub>	Gain error	"ADC_IN(7:1) inputs	2		2	%FSR

<sup>(1)</sup> ADC specifications refer to ADC core behavior, presume ideal clocks and IC input power conditions, unless otherwise noted.

<sup>(2)</sup> Results in invalid ADC codes below 256.



### 6.6 Electrical Characteristics - Voltage Regulators

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
VOFFSET REGU	JLATOR					
V <sub>OUT</sub>	Output voltage	Across load conditions	8.25	8.5	8.75	V
I <sub>OUT</sub>	Output current <sup>(2)</sup>		0.1(4)		16.3	mA
V <sub>PGTHRESHR</sub>	Powergood threshold, VOUT rising			86%		
V <sub>PGTHRESHF</sub>	Powergood threshold, VOUT falling			66%		
C <sub>OUT</sub>	Output capacitor <sup>(3)</sup>			1		μF
T <sub>DISC</sub>	Discharge time	C <sub>OUT</sub> = 1 μF			260	μs
VBIAS REGULA	TOR					
V <sub>OUT</sub>	Output voltage		15.5	16	16.5	V
I <sub>OUT</sub>	Output current <sup>(2)</sup>		0.1(4)		1.5	mA
V <sub>PGTHRESHR</sub>	Powergood threshold, VOUT rising			86%		
V <sub>PGTHRESHF</sub>	Powergood threshold, VOUT falling			66%		
C <sub>OUT</sub>	Output capacitor <sup>(3)</sup>			0.47		μF
T <sub>DISC</sub>	Discharge time	C <sub>OUT</sub> = 0.47 μF			260	μs
VRESET REGUL	_ATOR		1			
V <sub>OUT</sub>	Output voltage		-10.5	-10	-9.5	V
I <sub>OUT</sub>	Output current <sup>(1)</sup> (2)		-17.6		-0.1 <sup>(4)</sup>	mA
V <sub>PGTHRESHR</sub>	Powergood threshold			80%		
C <sub>OUT</sub>	Output capacitor <sup>(3)</sup>			1		μF
T <sub>DISC</sub>	Discharge time	C <sub>OUT</sub> = 1 μF			260	μs

- (1) VRESET current supplies both DMD and negative 8-V LDO.
- (2) VOFFSET, VBIAS, and VRESET are designed to supply the DMD and negative 8-V LDO only, and should not be connected to additional loads.
- (3) The capacitance value of some ceramic capacitor types can diminish drastically depending on the applied DC voltage and temperature. TI recommends X7R dielectric capacitors to minimize capacitance loss over voltage bias and temperatures. Using a higher voltage rated part and/or a larger package size also helps minimize the capacitance reduction at the applied DC voltage. Refer to the DLP5531Q1EVM for suggested components.
- (4) Pull down resistors required to meet minimum current requirement.



# **6.7 Electrical Characteristics - Temperature and Voltage Monitors**

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
TEMPERATURE	MONITOR					
TEMP <sub>WARN</sub>	Thermal warning threshold	Junction temperature		135		°C
TEMP <sub>EMRG</sub>	Thermal emergency threshold	Junction temperature	,	150		°C
1.1-V SUPPLY N	IONITOR					
V <sub>TRIPN</sub>	Negative trip threshold	Negative going only	0.95	0.98	1.01	V
V <sub>TRIPHYST</sub>	Hysteresis	Positive going threshold, amount higher than negative trip voltage		2%		
t <sub>GLITCH</sub>	Glitch suppression	Size of glitch ignored (no reset) with 2% overdrive	20		1000	μs
1.8-V SUPPLY N	IONITOR					
V <sub>TRIPN</sub>	Negative trip threshold	Negative going only	1.552	1.6	1.648	V
V <sub>TRIPHYST</sub>	Hysteresis	Positive going threshold, amount higher than negative trip voltage		2%		
t <sub>GLITCH</sub>	Glitch suppression	Size of glitch ignored (no reset) with 2% overdrive	20		1000	μs
3.3-V SUPPLY N	IONITOR					
V <sub>TRIPN</sub>	Negative trip threshold	Negative going only	2.852	2.93	3.03	V
V <sub>TRIPHYST</sub>	Hysteresis	Positive going threshold, amount higher than negative trip voltage		2%		
t <sub>GLITCH</sub>	Glitch suppression	Size of glitch ignored (no reset) with 2% overdrive	20		1000	μs
VMAIN SYSTEM	I INPUT SUPPLY MONITOR					
V <sub>MAINTHRSH</sub>	VMAIN threshold	External resistor divider used to translate VMAIN	1.2125	1.25	1.2875	V
t <sub>MAINGLITCH</sub>	VMAIN glitch suppression	At 2% overdrive	20		1000	μs

Product Folder Links: TPS99001-Q1

ibmit Document Feedback



6.8 Electrical Characteristics - Current Consumption

PARAMETER	TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX <sup>(2)</sup>	UNIT		
SUM OF 3.3-V SUPPLY PINS: DVDD, VDD_IO, AND AVDD							
System off	PROJ_ON low		1.5	2	mA		
System on	Display ON state		3.5	4	mA		
SUM OF 6-V SUPPLY PINS: DRV	R_PWR, VIN_DRST, VIN_LDOT_5V, VIN_LDOT	Γ_3P3V, AND VIN	_LDOA_3P3V				
System off	PROJ_ON low		1	2	mA		
System on <sup>(3)</sup>	Display ON state		98	119	mA		

- (1) Typical measurements performed at 25°C and nominal voltage.
- (2) Measurements taken at -40°C, 25°C, and 105°C. 3.3-V inputs measured at 3 V, 3.3 V, and 3.6 V. 6-V inputs measured at 5.5 V, 6 V, and 7 V. The maximum current draw of all these conditions is shown.
- (3) This number represents the current at the input to the TPS99001-Q1 when the DMD voltage rails output the maximum current as listed in the respective sections of this data sheet. This number is the combination of the measured current when the DMD voltage regulator is unloaded (35-mA typical, 56-mA max) and the estimated current draw on the 6-V supply when the DMD voltage regulator outputs the maximum current (63 mA). The estimated current draw is calculated by the equation  $I_{6V} = [(16/6) \times I_{VBIAS} + (8.5/6) \times I_{VOFFSET} + (-10/6) \times I_{VRESET}] / \eta$  where  $\eta = 0.9$ . In order to calculate the power dissipation of the TPS99001-Q1 in this condition, multiply the current from the unloaded condition by the input voltage, and add the current from the DMD voltage regulator multiplied by the input voltage multiplied by  $(1 \eta)$ .



### **6.9 Power-Up Timing Requirements**

			TYP	UNIT
t <sub>en_dly</sub>	PROJ_ON to 1.1 V enable. This includes PROJ_ON $t_{\mbox{\scriptsize glitch}}$ time.	Rising edge of PROJ_ON to rising edge of 1.1 V enable.	11	ms
t <sub>mon1</sub> (1) (2)	Maximum time for 1.1 V rail to reach voltage threshold after enable has been asserted. This delay length will occur even if 1.1 V meets threshold earlier.	Rising edge of ENB_1P1V to internal 1.1 V monitor test.	10	ms
t <sub>mon2</sub> (1) (2)	Maximum time for 1.8 V rail to reach voltage threshold after enable has been asserted. This delay length will occur even if 1.8 V meets threshold earlier.	Rising edge of ENB_1P8V to internal 1.8 V monitor test.	10	ms
t <sub>mon3</sub> (1) (2)	Maximum time for 3.3 V rail to reach voltage threshold after enable has been asserted. This delay length will occur even if 3.3 V meets threshold earlier.	Rising edge of ENB_3P3V to internal 3.3 V monitor test.	10	ms
t <sub>w1</sub>	RESETZ delay after voltage testing completion.	Completion of 3.3 V monitor test to RESETZ rising edge.	10	ms

<sup>(1)</sup> V1P1V, V1P8V, and V3P3V rails can be enabled prior to the TPS99001-Q1 assertion of their respective enable signal if required for system power design. If necessary, ENB\_1P1V may be connected to the 1.1 V, 1.8 V, and 3.3 V external supply enables.

<sup>(2)</sup> If any voltage threshold is not met within the specified time, the TPS99001-Q1 will not de-assert RESETZ. The power-up procedure must be fully restarted in this situation.






Figure 6-1. Power Up Timing



### 6.10 Power-Down Timing Requirements

### See (1)

			MIN	MAX	UNIT
t <sub>vhold1</sub>	Host voltage hold time after VMAIN minimum threshold reached. $t_{mon4}(max) + t_{park}(max) + t_{w2}(max)$	VMAIN threshold to 6 V and 3.3 V power loss. <sup>(2) (3)</sup>	900		μs
t <sub>vhold2</sub>	Host voltage hold time after PROJ_ON de- asserted. t <sub>mon5</sub> (max) + t <sub>park</sub> (max) + t <sub>w2</sub> (max)	VMAIN threshold to 6 V and 3.3 V power loss. <sup>(2) (3)</sup>	1.78		ms
t <sub>mon4</sub>	VMAIN monitoring time.	Minimum voltage trip threshold to PARKZ falling edge.	52	120	μs
t <sub>mon5</sub>	PROJ_ON de-assertion reaction time.	Falling edge of PROJ_ON to PARKZ falling edge.		1	ms
t <sub>park</sub>	DMD Park time.	PARKZ falling edge to start DMD_VOFFSET discharge.		280	μs
t <sub>discharge</sub>	DMD voltage rail discharge time.	VOFFSET C <sub>out</sub> = 1 μF VRESET C <sub>out</sub> = 1 μF VBIAS C <sub>out</sub> = 0.47 μF		260	μs
t <sub>w2</sub>	DMD voltage disable to RESETZ de-assertion.	Start of DMD voltage rail discharge to RESETZ falling edge.		500	μs

- (1) There are two methods for initiating the power down sequence:
  - a. VMAIN voltage decreases below its minimum threshold. This is typical if the TPS99001-Q1 is expected to initiate the power down sequence when main power is removed from the system. Note that the 6 V and 3.3 V input rails must remain within operating range for a specified period of time after the power-down sequence begins.
  - b. PROJ\_ON low. This is allows a host controller to initiate power down through a digital input to the TPS99001-Q1.
- (2) 6 V input rails include DRVR\_PWR, VIN\_DRST, VIN\_LDOT\_5V, VIN\_LDOA\_3P3V, VIN\_LDOT3P3V.
- (3) 3.3 V input rails include VDD\_IO, DVDD, AVDD.
- (4) The DMD specifies a maximum absolute voltage difference between VBIAS and VOFFSET. In order to remain below this maximum voltage difference, VBIAS must discharge faster than VOFFSET. This is accomplished by using a smaller C<sub>out</sub> capacitance for VBIAS in order to allow it to discharge quicker than VOFFSET.






Figure 6-2. Power Down Timing - VMAIN Trigger






Figure 6-3. Power Down Timing - PROJ\_ON Trigger

# **6.11 Timing Requirements - Sequencer Clock**

		MIN	NOM	MAX	UNIT
$f_{\sf SEQ\_CLK}$	SEQ_CLK Frequency		30.00		MHz
t <sub>JPP</sub>	SEQ_CLK Jitter (peak to peak)	-3%		3%	
$f_{SS}$	SEQ_CLK allowable spread spectrum	-2%		0%	
$f_{ extsf{SSMOD}}$	SEQ_CLK Spread Spectrum Modulation Frequency	25		100	kHz
$f_{\sf SSSTEPS}$	SEQ_CLK Spread Spectrum Modulation Frequency Steps		50		steps

Submit Document Feedback

Copyright © 2021 Texas Instruments Incorporated



# 6.12 Timing Requirements - Host / Diagnostic Port SPI Interface

		MIN	NOM	MAX	UNIT
t <sub>SPICPER</sub>	SPI CLK Cycle Time	31	33		ns
t <sub>SPICHIGH</sub>	SPI CLK High Time	10			ns
t <sub>SPICLOW</sub>	SPI CLK Low Time	10			ns
t <sub>SPIDOUT</sub>	CLK Falling to DOUT	0		15	ns
t <sub>SSSETUP</sub>	SPI SS_Z to CLK Rising Setup Time	5			ns
t <sub>SSHOLD</sub>	SPI CLK Rising to SS_Z Hold Time	5			ns
t <sub>DINSETUP</sub>	SPI DIN to CLK Rising Setup Time	5			ns
t <sub>DINHOLD</sub>	SPI CLK Rising to DIN Hold Time	5			ns




Figure 6-4. DLPC230-Q1 Diagnostic Interface Timing




Figure 6-5. Chip Select Setup and Hold Timing



# 6.13 Timing Requirements - ADC Interface

		MIN	NOM MA	X	UNIT
t <sub>ADCDINSETUP</sub>	ADC DIN to CLK Rising Setup Time	5			ns
t <sub>ADCDINHOLD</sub>	ADC CLK Rising to DIN Hold Time	5			ns
t <sub>ADCDOUT</sub>	CLK Rising to DOUT	0	,	5	ns

# **6.14 Switching Characteristics**

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
INTERNA	L CLOCK					
$f_{OSC}$	Internal Oscillator Frequency		1.76	2	2.24	MHz



## 7 Detailed Description

#### 7.1 Overview

The TPS99001-Q1 is an integral component of the DLP5531-Q1 chipset, which also includes the DLPC230-Q1 DMD display controller. The TPS99001-Q1 provides a high-voltage, high-precision, three-rail regulator to cost-effectively create DMD mirror control voltages (16 V, 8.5 V, -10 V). A complete system power monitor and DMD mirror parking solution is included to increase system robustness and reduce cost. In addition, the TPS99001-Q1 includes numerous system monitoring and diagnostic features, such as configurable ADCs and watchdogs.


An integrated 12-bit ADC provides useful information about the operating condition of the system. Several external ADC channels are included for general usage (LED temperature measurement, etc). One of the external ADC channels includes a differential input amplifier and is dedicated to LED current measurement. The DLPC230-Q1 and TPS99001-Q1 ADC control blocks support up to 63 samples per video frame, with precise hardware alignment of samples to the DMD sequence timeline.

Two SPI buses are included. The first bus is intended for command and control, and the second is a read-only bus for optional redundant system condition monitoring. The SPI ports include support for byte-level parity checking.

Two windowed watchdog circuits are included to provide validation of DLPC230-Q1 microprocessor operation and monitoring of DMD sequencer activity. The TPS99001-Q1 also includes on-die temperature threshold monitoring and a monitor circuit to validate the external clock ratio (of the SEQ\_CLK) against an internal oscillator.



### 7.2 Functional Block Diagram



### 7.3 Feature Description

#### 7.3.1 Analog to Digital Converter

The TPS99001-Q1 includes a 12-bit analog to digital converter block with a 32:1 input mux and dual sample-and-hold circuits. It also includes a custom high speed serial control interface which when used in tandem with the DLPC230-Q1 provides up to 63 DMD sequence-aligned samples per frame, with hardware-based sample timing and shadow-latched results. The hardware sample timing and shadow latch relieves the DLPC230-Q1 processor from ADC timing tasks, freeing up processor resources for other uses.

Figure 7-1 illustrates the structure of the ADC controller blocks .




Figure 7-1. ADC Subsystem Block Diagram

The ADC block contains a dedicated channel reserved for differential low side LED current measurements. Two sample-and-hold circuits are included to support paired LED current/voltage measurements. (Note: when performing paired samples, they are sampled simultaneously, but converted sequentially, so the conversion time doubles). An additional seven external ADC channels are supported. The remaining 24 multiplexer inputs enable measurement of internal TPS99001-Q1 operating parameters.

The DLPC230-Q1 contains a custom ADC control block that supports up to 63 ADC samples per frame. The samples are aligned with DMD sequencer activity, configurable through system configuration tools. This alignment makes measurement of specific light pulses (LED current and voltage) within a sequence possible, with precise repeatability from frame to frame. Up to 63 samples per frame are supported. The 63 sample buffer includes a shadow latch that updates each frame. This latched output is held constant for a complete frame time, allowing time for the DLPC230-Q1 to collect and process the information.

A reference voltage output is also included in the ADC block. This provides a low current voltage reference which matches the reference used by the ADC for conversion. This external reference can be used to bias thermistor voltage dividers, providing greater accuracy than would be possible using a mix of external and internal references. (**Note**: Current supply is limited. Loads which exceed the specified current maximum rating on ADC\_VREF output may result in unpredictable ADC behavior). Regardless of whether the reference voltage is used, a 0.1uF capacitor should be connected from this pin to ground.

### 7.3.1.1 Analog to Digital Converter Input Table

Table 7-1. Analog to Digital Converter Input Table

	Table 1-1.		gital Converter input	Iabie			
PAF	RAMETER	INTERNAL OR EXTERNAL	TEST CONDITIONS <sup>(1)</sup>	MIN	TYP	MAX	UNIT
Channel 0, Gain	Low side sense amp	External	Gain set to 24x	22.56	24	25.44	V/V
Channel 0, Gain	Low side sense amp	External	Gain set to 12x	11.28	12	12.72	V/V
Channel 0, Gain	Low side sense amp	External	Gain set to 9x	8.46	9	9.54	V/V
Channel 1, Gain	ADC_IN1_PAD (LED_ANODE)	External		0.980	1.000	1.020	V/V
Channel 2, Gain	ADC_IN2_PAD (VLED)	External		0.980	1.000	1.020	V/V
Channel 3, Gain	ADC_IN3_PAD	External		0.980	1.000	1.020	V/V
Channel 4, Gain	ADC_IN4_PAD	External		0.980	1.000	1.020	V/V
Channel 5, Gain	ADC_IN5_PAD (R_LED_THERM)	External		0.980	1.000	1.020	V/V
Channel 6, Gain	ADC_IN6_PAD (G_LED_THERM)	External		0.980	1.000	1.020	V/V
Channel 7, Gain	ADC_IN7_PAD (B_LED_THERM)	External		0.980	1.000	1.020	V/V
Channel 8, Gain	VBIAS	Internal		0.0596	0.0621	0.0646	V/V
Channel 9, Gain	VOFFSET	Internal		0.1112	0.117	0.1218	V/V
Channel 10, Gain	VRESET	Internal		-0.1978	-0.190	-0.1822	V/V
Channel 10, Offset	VRESET	Internal		-1.217	-1.1935	-1.169	V
Channel 11, Gain	VMAIN	Internal		0.52546	0.559	0.59254	V/V
Channel 12, Gain	DVDD	Internal		0.31302	0.333	0.35298	V/V
Channel 13, Gain	V1.1	Internal		0.65706	0.699	0.74094	V/V
Channel 14, Gain	V1.8	Internal		0.40326	0.429	0.45474	V/V
Channel 15, Gain	V3.3	Internal		0.2209	0.235	0.2491	V/V
Channel 17, Gain	ext ADC VREF	Internal		0.49	0.5	0.51	V/V
Channel 18, Gain	Driver Power	Internal		0.20398	0.217	0.23002	V/V
Channel 19, Gain	Die Temp1	Internal		0.490	0.500	0.510	V/V
Channel 20, Gain	Die Temp2	Internal		0.490	0.500	0.510	V/V
Channel 28, Gain	Channel not used	Internal					
Channel 29, Gain	Main Bandgap, 0.5 V	Internal		0.980	1.000	1.020	V/V

<sup>(1)</sup> Conversion formula is (X + Offset) \* Gain. X is the input voltage. Offset is 0 V unless specified above.

#### 7.3.2 Power Sequencing and Monitoring

The TPS99001-Q1 is specifically designed to perform correct power-up and power-down sequencing to ensure long term reliable operation of the DMD. The high voltage DMD mirror supplies require special power sequencing order, and restrictions on voltage differences between the power rails (VRESET, VBIAS, and VOFFSET) throughout power up, power down, and normal operation. The TPS99001-Q1 handles these requirements for the system designer.

#### 7.3.2.1 Power Monitoring

Main asynchronous digital logic reset (DVDD RSTZ) - Monitor of the main power of the 3.3 V power supply input to the TPS99001-Q1. This monitor output is used as an asynchronous reset for all of the digital logic inside TPS99001-Q1.






Figure 7-2. Internal DVDD Monitor

The PROJ\_ON pin is the main on/off switch for DLP subsystem. 1 is ON, 0 is OFF. Once DVDD\_ARSTZ is released, TPS99001-Q1 will begin sampling the PROJ\_ON pin. If it is low, system stays in the OFF state. If it goes high, TPS99001-Q1 begins to progress through the power-on process.

The TPS99001-Q1 includes a VMAIN *brown out* monitor function. A voltage monitor observes the voltage on the VMAIN input pin, as shown in Figure 7-3. The Zener may be necessary for over voltage protection of the pin, in case the voltage being monitored has the potential to go high, such as a battery input.

Either PROJ\_ON or VMAIN may be used to turn the system on and off, and doing so will remove power to the DLPC230-Q1. For fast control of turning the display on and off without removing power to the DLPC230-Q1, change the operating mode of the DLPC230-Q1 embedded software between 'Standby' and 'Display'.




Figure 7-3. VMAIN Brown Out Monitor

This monitor is used to provide the DLP subsystem with an early warning that power to the unit is going away. The system will park the DMD mirrors and proceed to a ready for power-off state if the VMAIN input voltage falls below a fixed threshold. External resistors should be used to divide the input power rail. Once a VMAIN brown out occurs, the main power rails to the TPS99001-Q1 must remain within their operating ranges until the TPS99001-Q1 power-down is complete.

The main power rails to the chipset (6 V, 3.3 V, 1.8 V and 1.1 V) are monitored with real time power monitors as well. Each of these monitors is logically 'OR'ed together to produce the *pwrgood2* signal in Figure 7-4.




Figure 7-4. Real-Time Power Rail Monitors

Additionally, all power within the TPS99001-Q1 can be monitored by the ADC function. DLPC230-Q1 software configures the ADC block to collect all voltage information in the system each frame. Any gross out of specification issues are captured and reported as system errors in the DLPC230-Q1 system status.

#### 7.3.3 DMD Mirror Voltage Regulator

The DMD mirror voltage regulator generates three high voltage supply rails: DMD\_VRESET, DMD\_VBIAS and DMD\_VOFFSET. The DMD regulator uses a switching regulator where the inductor is time shared between all three supplies. The inductor is charged up to a certain current level and then discharged into one of the three supplies. In cases where a supply does not need additional charge, the time slot normally allocated to that supply is skipped and the supplies requiring more charge receive all of the charging time.

For proper operation, specific bulk capacitance values are required for each supply rail. Refer to Section 6.7 for recommended values for the capacitors. The regulator contains active power down/discharge circuits. To meet timing requirements, total capacitance (actual capacitance, not the nominal) must not exceed these levels by substantial amounts, as defined in Section 6.7. Power down timing should be verified in each specific system design. Too low of a total capacitance will result in excessive ripple on the supply rails which may impact DMD mirror dynamic behavior. Care should be taken to use capacitors which maintain the recommended minimum capacitance over the expected operating device temperature range. Large size packages are required here that do not lose so much capacitance at high voltages.

Although the average current drawn by the DMD on these supplies is small (10's of mA worst case), the peak currents can be several amps over 10's of nano-seconds. To supply this peak current, use of small value, high frequency decoupling capacitors should be included as close as practical to the DMD power input pins.




Figure 7-5. DMD Voltage Regulator Circuit

#### 7.3.4 Low Dropout Regulators

The TPS99001-Q1 includes three low drop out regulators, dedicated to specific internal functions:

- A 5 V output regulator for internal analog circuits (VIN\_LDOT\_5V input, VLDOT\_5V output)
- A 3.3 V output regulator for internal analog (VIN LDOT 3P3V input, VLDOT 3P3V output)
- A 3.3 V output regulator dedicated to the ADC block (VIN\_LDOA\_3P3 input, VLDOA\_3P3 output)

Submit Document Feedback

Copyright © 2021 Texas Instruments Incorporated

The positive output LDO regulators are all designed to operate from the same nominal 6 V input as is needed by the DMD mirror voltage regulator, VIN\_DRST. However, care must be taken to isolate the sensitive analog circuit power supply inputs from switching noise, through dedicated sub-planes and supply filtering techniques.

#### 7.3.5 System Monitoring Features

#### 7.3.5.1 Windowed Watchdog Circuits

The TPS99001-Q1 contains two windowed watchdog circuits that can be used to detect malfunctions within the DLPC230-Q1.




Figure 7-6. Windowed Watchdog Function

The DLPC230-Q1 software uses both watchdog circuits. Watchdog #1 (WD1) monitors the internal microprocessor of the DLPC230-Q1 through a wire connection to a dedicated GPIO line from DLPC230-Q1. Watchdog #2 (WD2) is used to monitor the DLPC230-Q1 sequencer operation (through monitoring of the SEQ\_STRT pin, wired to WD2 input).

When this function is enabled, two registers control the timing of the opening and closing of a watchdog trigger window. Process is initiated by a rising edge on the respective WDx pin. If another rising edge occurs before the WD trigger window opens, a watchdog error is issued. If the end of the open window period is reached without receiving a rising edge on WDx, an error is issued. The process restarts any time a WDx rising edge is received. The two watchdogs are independent.

#### 7.3.5.2 Die Temperature Monitors

The TPS99001-Q1 contains two on-chip die temperature monitors, for reduncy purposes, to monitor the internal temperature of the TPS99001-Q1. Each monitor has an output that indicates whether the die temperature has exceeded one of two thresholds. One monitors a warning threshold, and the other monitors an over-tempreature error threshold. If the warning threshold is exceeded, a processor interrupt may be generated. If the over-temperature error threshold is exceeded during operation, the TPS99001-Q1 will initiate an emergency shutdown procedure and then wait for a toggle of the PROJ\_ON pin to initiate a system restart while operating in a low power state. The system will not proceed through the power on initialization steps unless the on die temperature is below the warning threshold. The status of these temperature monitor output bits is available over the SPI buses as long as DVDD and VDD. IO power supplies are up and stable.

#### 7.3.5.3 External Clock Ratio Monitor

The TPS99001-Q1 operates from two primary clock sources: an internal low frequency oscillator (2 MHz, used for system initialization and other maintenance purposes), and an external high speed (30 MHz) clock, SEQ\_CLK, used for most timing critical applications, such as the ADC. The TPS99001-Q1 includes a function that reports the ratio of this internal vs. external clock. This ratio is available over the SPI bus. The DLPC230-Q1 can check this ratio and compare to expected value. If the ratio is incorrect, there is a possibility the DLPC230-Q1 oscillator may have locked to an incorrect harmonic, or some other fault condition has occurred.

Copyright © 2021 Texas Instruments Incorporated

#### 7.3.6 Communication Ports

#### 7.3.6.1 Serial Peripheral Interface (SPI)

The TPS99001-Q1 provides two four-wire SPI ports that support transfers up to 30 MHz clock rates. The primary port (SPI1) supports register reads and writes, and serves as the primary set up and control interface for the device. The DLPC230-Q1 is the master of SPI1 to control the TPS99001-Q1 during system operation. A secondary read-only four wire SPI port (SPI2) is available to provide status information to an optional second microcontroller in the system.

For both ports, the SPIx\_SS\_Z serves as the active low chip select for the SPI port. A SPI frame is initiated by SPIx\_SS\_Z pin going low, and is completed when SPIx\_SS\_Z pin is driven high.

The secondary SPI port serves as a read-only system monitor port. All registers in the address space are read accessible over this port. The protocol is effectively the same as the main port except for being read-only. Note that data is clocked in on the rising edge of the SPI2 CLK.

When using this port, one must always transmit the full transaction packet. Failure to do so may result in corruption of data.




Figure 7-7. SPI Port 2 Protocol (Read Only)

#### 7.4 Device Functional Modes

The following diagram in Figure 7-8 illustrates the functional operating modes of the TPS99001-Q1.




Figure 7-8. Top Level System States

#### 7.4.1 OFF

The asynchronous internal reset of the device places system in this state. All supplies (DMD supplies, 1.1 V, 1.8 V, 3.3 V) are asynchronously disabled and RESETZ output to DLPC230-Q1 is held low. Once the internal reset is released, communication over SPI2 is supported.

Exit from OFF state progresses to the STANDBY state. To exit OFF state, the following must all be true:

- VMAIN input monitor must show good status.
- PROJ ON (projector on) input pin must be high.
- The die temperature warning must indicate the die temperature is below the warning threshold. Upon exit of OFF state and before entry to STANDBY, the external 1.1 V, 1.8 V, and 3.3 V supplies are powered on in sequence first 1.1 V, then 1.8 V, then 3.3 V.

Internal monitors of 1.1 V, 1.8 V, and 3.3 V (and 6 V input on VIN\_LDOT\_5V) will hold off progression to STANDBY until all 4 rails are in operational range. After power is good, RESETZ output signal is held low for a specific period to ensure a proper reset cycle for the DLPC230-Q1, and then it is released to transition to STANDBY.

#### **7.4.2 STANDBY**

Upon entry to STANDBY state, RESETZ is set high and DLPC230-Q1 begins its boot process.

Exit options from STANDBY state include:

- A die over temp error sends system to SHUTDOWN state. An over temperature error in the STANDBY state means something is wrong with the system.
- PROJ ON low sends to OFF state.
- Software commanded power cycle. System proceeds to OFF state.
- If either of the watchdog timers have been enabled by software and an error occurs, system proceeds to OFF state.

Copyright © 2021 Texas Instruments Incorporated

- If power unexpectedly goes bad, system proceeds to OFF state.
- DLPC230-Q1 software begins to enable DMD voltages. Sends to POWERING\_DMD state. This is the first step in DMD voltage enabling process.

During the STANDBY phase, the DLPC230-Q1 software performs DMD and DLPC230-Q1 sequencer configuration steps. The software is in charge of DMD voltage enable timing, interleaving necessary DMD configuration register writes, and DLPC230-Q1 ASIC block configuration steps. After the DLPC230-Q1 software begins enabling DMD voltages, the TPS99001-Q1 proceeds to POWERING DMD state.

#### 7.4.3 POWERING DMD

Once the DLPC230-Q1 software begins enabling DMD voltages when in STANDBY, the system enters POWERING DMD state. In this state, the DLPC230-Q1 software performs all steps needed to properly configure and power up the DMD safely.

Exiting from POWERING\_DMD state, the DLPC230-Q1 software confirms that DMD is powered up. This sends the TPS99001-Q1 to DISPLAY RDY state. This is the last step in DMD voltage enabling process.

If a PROJ ON low is received during power on, the TPS99001-Q1 will still complete the power on sequence.

#### 7.4.4 DISPLAY RDY

In the display ready state, the DLPC230-Q1 may enable illumination at any time.

Once the DLPC230-Q1 software enables illumination, the TPS99001-Q1 enters the DISPLAY state.

#### Exit conditions:

 A DMD park event has occurred including power not good, PROJ\_ON low, die over temp error, software park initiated, or software power cycle initiated. These events send the TPS99001-Q1 to PARKING state.

#### 7.4.5 PARKING

DMD parking is taking place. PARKZ output signal (to DLPC230-Q1) is asserted low in this state. Timers count down time then the control for the DMD voltage regulators is disabled. Once the final hardware delay elapses, the next state is STANDBY.

#### 7.4.6 SHUTDOWN

The shutdown state is entered only when a die over temperature condition is experienced. All switchable on chip activity is halted. The only exit conditions from this state are PROJ ON low (0) or true power off. This state is readable via the 2nd diagnostic SPI port. All power supplies are disabled.



# 7.5 Register Maps

# 7.5.1 System Status Registers

ADDRESS	NAME	BITS	DESCRIPTION			
Chip Revision ID, R-only, Reset Value 0000						
0x00	Unused	[15:8]	Unused			
	Major	[7:4]	Major revision			
	Minor	[3:0]	Minor revision			
Status Set, R/W, Reset Value 0000						
	PG Fault Status	[15]	Asserted when any bin in user register 38h is set			
	VXPG Init	[13]	Power good timer for VOFS, VRST, or VBIAS expired			
	Main SPI parity error	[12]	Parity error on a SPI1 port transaction occurred (command or write data) on previous command			
	ADC block error	[11]	"OR" of all errors in ADC block. Refer to x0D to determine specific error.			
	Checksum error 3	[10]	Checksum error in LED section			
	Checksum error 2	[9]	Checksum error in light sensor conditioning section			
	Checksum error 1	[8]	Checksum error in ADC sub-system section			
	WD2	[7]	Watchdog #2 error			
0x01	WD1	[6]	Watchdog #1 error			
	Top level state change	[5]	Indicates top level state machine has changed state. Can be used to indicate that the TPS99001-Q1 has exited DISPLAY state unexpectedly due to a random fault			
	VXPG Fault	[3]	Set 1 by hardware if power good fault occurs for VOFS, VRST, or VBIAS			
	DIE Over temp warning	[2]	Thermal conditions on chip have reached the warning level. If temperature continurise, system will reach die over temp error temperature and emergency actions will taken by TPS99001-Q1			
	DIE Over temp error	[1]	Thermal conditions on chip have reached the emergency/error. Emergency actions v be taken by TPS99001-Q1 to protect the system. This error bit is non-maskable for PARKZ output			
	PROJ_ON_LOW	[0]	Projector ON input pin is low (produces a 1 on this status bit).			



ADDRESS	NAME	BITS	DESCRIPTION			
General Stat	eneral Status 1, R-only, Reset Value 0000					
	Clock ratio monitor	[15:12]	Mid-scale reading (1000 $\pm$ 1) indicate approximately 30-MHz external signal has been applied			
	Open	[11:8]	Reserved			
	Last Reset (2:0)	[7:5]	Root cause of last reset cycle, last pass through the <i>OFF</i> state.  "000" – true power on cycle, internal reset set/release  "001" – PROJ_ON went low  "010" – watchdog timer 1 error  "011" – watchdog timer 2 error  "100" – die over temperature error  "101" – SW power cycle command all others unused			
0x05	Top State (4:0)	[4:0]	Top level state machine current state  0x00 = SHUTDOWN  0x01 = Internal initialization  0x02 = OFF  0x03 = Internal initialization  0x04 = Initializing 1P1V  0x05 = Initializing 1P8V  0x06 = Initializing 3P3V  0x07 = De-assert RESETZ  0x08 = STANDBY  0x09 = VOFFSET enabled  0x0A = VBIAS enabled  0x0A = VRESET enabled  0x0C = DISPLAY READY  0x0D = DISPLAY ON  0x0E = Parking initialized  0x0F = VBIAS and VRESET disabled  0x10 = VOFFSET disabled  0x11 = DMD voltage discharge			

### 7.5.2 ADC Control

ADDRESS	NAME	BITS	DESCRIPTION				
ADC Block Status SET, Read, Reset Value 0000							
	Unused	[15:8]	Reserved				
	AD3 Command Stop-bit Error	[7]	Indicates that a stop bit was missing				
	ADC Timeline Error	[6]	Indicates that a new command was received while previous command was still in progress				
	Command error	[5]	An error was detected on a serial bus command				
	Parity error detected	[4]	A parity error in bit stream was detected				
0x0D	Ch2 underflow	[3]	ADC conversion results presented in channel two register experienced an underflow				
	Ch2 saturated	[2]	ADC conversion results presented in channel two register are saturated				
	Ch1 underflow	[1]	ADC conversion results presented in channel one register experienced an underflow				
	Ch1 saturated	[0]	ADC conversion results presented in channel one register are saturated				



### 7.5.3 General Fault Status

ADDRESS	NAME	BITS	DESCRIPTION				
General Fault Status, R-only, Reset Value 0000, Value of 1 indicates a Fault							
	VBIAS Powergood Fault	[15]	VBIAS is below the minimum specified voltage				
	VRST Powergood Fault	[14]	VRESET is below the minimum specified voltage				
	VOFS Powergood Fault	[13]	VOFFSET is below the minimum specified voltage				
	Powergood 1 Fault	[12]	VMAIN or AVDD rail is below the minimum specified voltage (Logical OR).				
	Powergood 2 Fault	[10]	At least one of 1.1 V, 1.8 V, 3.3 V, and 6 V supplies is below the minimum specified voltage (Logical OR).				
	ADC 3V LDO Powergood Fault	[9]	ADC 3V LDO is below the minimum specified voltage				
0x38	ADC 3V LDO Over Voltage Fault	[8]	ADC 3V LDO is above the maximum specified voltage				
	3V LDO Powergood Fault	[7]	3V LDO is below the minimum specified voltage				
	3V LDO Over Voltage Fault	[6]	3V LDO is above the maximum specified voltage				
	LDO Over Voltage Fault	[5]	LDO is above the maximum specified voltage				
	V3P3 Powergood Fault	[2]	3.3 V is below the minimum specified voltage				
	V1P8 Powergood Fault	[1]	1.8 V is below the minimum specified voltage				
	V1P1 Powergood Fault	[0]	1.1 V is below the minimum specified voltage				

### 8 Application and Implementation

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

### 8.1 Application Information

The DLP5531-Q1 chipset is designed to support projection-based automotive applications such as high resolution headlights.

The DLP5531-Q1 chipset consists of three components—the DLP5531-Q1 (DMD), the DLPC230-Q1, and the TPS99001-Q1. The DMD is a light modulator consisting of tiny mirrors that are used to form and project images. The DLPC230-Q1 is a controller for the DMD; it formats incoming video and controls the timing of the DMD illumination sources and the DMD in order to display the incoming video. The TPS99001-Q1 is a management IC for the entire chipset. In conjunction, the DLPC230-Q1 and the TPS99001-Q1 can also be used for system-level monitoring, diagnostics, and failure detection features.

### 8.2 Typical Applications

Pulldown resistors are required on the pins in the below table to avoid a floating input during the power-up and power-down conditions.

PIN	NAME	ТҮР
5	ADC_MOSI	10 kΩ
6	WD1	10 kΩ
16	SEQ_START	10 kΩ
17	SEQ_CLK	10 kΩ
27	SPI1_CLK	10 kΩ
30	SPI1_DIN	10 kΩ
31	SPI2_DIN	10 kΩ
34	SPI2_CLK	10 kΩ
49	DMD_VOFFSET <sup>(1)</sup>	56 kΩ
50	DMD_VBIAS <sup>(1)</sup>	110 kΩ
51	DMD_VRESET <sup>(1)</sup>	68 kΩ

Table 8-1. Pulldown Resistor Requirements

<sup>(1)</sup> Resistor pull downs are required to create a minimum load for DMD\_VOFFSET, DMD\_VBIAS, and DMD\_VRESET. Each of these pulldowns should provide a load from 0.1mA to 1mA. If the -8 V LDO is used, then the pull down for DMD\_VRESET may be eliminated.

#### 8.2.1 Headlight




Figure 8-1. Headlight System Block Diagram

#### 8.2.1.1 Design Requirements

The DLPC230-Q1 is a controller for the DMD and the light sources in headlight applications. It receives input video from the host and synchronizes DMD and light source timing in order to achieve the desired video. The DLPC230-Q1 formats input video data that is displayed on the DMD. It synchronizes these video segments with light source timing in order to create video with grayscale shading.

The DLPC230-Q1 receives inputs from a host processor in the vehicle. The host provides commands and input video data. R/W commands can be sent using either the I<sup>2</sup>C bus or SPI bus. The bus that is not being used for R/W commands can be used as a read-only bus for diagnostic purposes. Input video can be sent over an OpenLDI bus or a parallel 24-bit bus. The 24-bit bus can be limited to only 8-bits of data for single light source systems such as headlights. The SPI flash memory provides the embedded software for the DLPC230-Q1's ARM core, any calibration data, and default settings. The TPS99001-Q1 provides diagnostic and monitoring information to the DLPC230-Q1 using an SPI bus and several other control signals such as PARKZ, INTZ, and RESETZ to manage power-up and power-down sequencing. The TMP411 uses an I<sup>2</sup>C interface to provide the DMD array temperature to the DLPC230-Q1.

The outputs of the DLPC230-Q1 are configuration and monitoring commands to the TPS99001-Q1, timing controls to the LED or laser driver, control signals to the DMD, and monitoring and diagnostics information to the host processor. The DLPC230-Q1 communicates with the TPS99001-Q1 over an SPI bus. It uses this to configure the TPS99001-Q1 and to read monitoring and diagnostics information from the TPS99001-Q1. The DLPC230-Q1 sends drive enable signals to the LED or laser driver, and synchronizes this with the DMD mirror timing. The control signals to the DMD are sent using a sub-LVDS interface.

The TPS99001-Q1 is a highly integrated mixed-signal IC that controls DMD power and provides monitoring and diagnostics information for the headlight system. The power sequencing and monitoring blocks of the TPS99001-Q1 properly power up the DMD and provide accurate DMD voltage rails, and then monitor the

system's power rails during operation. The integration of these functions into one IC significantly reduces design time and complexity. The TPS99001-Q1 also has several general-purpose ADCs that designers can use for system level monitoring.

The TPS99001-Q1 receives inputs from the DLPC230-Q1, the power rails it monitors, the host processor, and potentially several other ADC ports. The DLPC230-Q1 sends configuration and control commands to the TPS99001-Q1 over an SPI bus and several other control signals. The TPS99001-Q1 includes watchdogs to monitor the DLPC230-Q1 and ensure that it is operating as expected. The power rails are monitored by the TPS99001-Q1 in order to detect power failures or glitches and request a proper power down of the DMD in case of an error. The host processor can read diagnostics information from the TPS99001-Q1 using a dedicated SPI bus. Additionally the host can request the image to be turned on or off using a PROJ\_ON signal. Lastly, the TPS99001-Q1 has several general-purpose ADCs that can be used to implement system level monitoring functions.

The outputs of the TPS99001-Q1 are diagnostic information and error alerts to the DLPC230-Q1, and control signals to the LED or laser driver. The TPS99001-Q1 can output diagnostic information to the host and the DLPC230-Q1 over two SPI busses. In case of critical system errors, such as power loss, it outputs signals to the DLPC230-Q1 that trigger power down or reset sequences. It also has output signals that can be used to implement various LED or laser driver topologies.

The DMD is a micro-electro-mechanical system (MEMS) device that receives electrical signals as an input (video data), and produces a mechanical output (mirror position). The electrical interface to the DMD is a sub-LVDS interface with the DLPC230-Q1. The mechanical output is the state of more than 1.3 million mirrors in the DMD array that can be tilted ±12°. In a projection system the mirrors are used as pixels in order to display an image.



# 9 Power Supply Recommendations

The TPS99001-Q1 requires two power inputs and also provides several power outputs, as well as controlling additional external power supplies. The power supply architecture is explained in *Section 9.3*.

## 9.1 TPS99001-Q1 Power Supply Architecture

- 6.5 V
- 3.3 V (LDO recommended)

#### 9.2 TPS99001-Q1 Power Outputs

- · DMD Required Voltages:
  - DMD\_VOFFSET
  - DMD VBIAS
  - DMD\_VRESET
- Internally used LDOs. These are not designed to be used externally, but are listed here as they require external bypass capacitors:
  - 5 V
  - 3.3 V
  - 3.3 V ADC

### 9.3 Power Supply Architecture

TI recommends the following power supply architecture:




Figure 9-1. Headlight Power Supply Architecture



# 10 Layout

## 10.1 Layout Guidelines

The TPS99001-Q1 is both a power and precision analog IC. As such, care must be taken to the layout of certain signals and circuits within the system. Along with general layout best practices, pay attention to the following areas of detail, which are discussed in this document.

- · Power/high current signals
- · Sensitive analog signals
- · High speed digital signals
- · High power current loops
- · Kelvin sensing connections
- · Ground separation

#### 10.1.1 Power/High Current Signals

The TPS99001-Q1 switches a relatively high amount of current via the switching regulator which generates the voltages used by the DMD.

The DMD regulator consists of the following pins of the TPS99001-Q1:

Table 10-1. TPS99001-Q1 DMD Regulator Pins

Table 10-1. II 000001-Q1 Divid Regulator I illo							
PIN	NAME	PEAK BOARD CURRENT					
49	DMD_VOFFSET	800 mA					
50	DMD_VBIAS	800 mA					
51	DMD_VRESET	800 mA					
52	DRST_LS_IND	800 mA					
53	DRST_PGND	800 mA					
54	DRST_HS_IND	800 mA					
55	VIN_DRST	800 mA					
56	VSS_DRST	800 mA					

The value of 800 mA for these pins relates to the peak current through the inductor due to the nature of the switching regulator architecture. The DC current for these paths will be closer to the load current drawn by the DMD.

In addition to these high current signals that are driven by the TPS99001-Q1, the LED driver electronics will likely have other circuits which handle the high currents required by the LEDs. These currents may be as high as 6 A and therefore will also require special consideration by the layout engineer. As a guide for the PCB trace width requirements, the reader is referred to TI's Application Note (SLUA366). The PCB trace widths used in TI's design were:

Table 10-2. PCB Trace Widths

SIGNAL GROUP	PCB TRACE WIDTH
DMD Regulator	10 mils

#### 10.1.2 Sensitive Analog Signals

The following signals are analog inputs to TPS99001-Q1. Most of these analog inputs are DC levels and are somewhat insensitive to noise, but others are part of the real-time color control algorithm of the TPS99001-Q1 and therefore must be kept immune from noise injection from other signals. The list of analog input pins is as follows:

Table 10-3. TPS99001-Q1 Analog Input Pins

	• • • •	
PIN	NAME	SIGNAL TYPE
82	LS_SENSE_N	Real-time

<b>——</b>	IEXAS Instruments
www.ti	

Table 10-3. TPS99001-Q1 Analog Input Pins (continued)

	• • • • • • • • • • • • • • • • • • • •	,		
PIN	NAME	SIGNAL TYPE		
83	LS_SENSE_P	Real-time		
85	ADC_IN1	Real-time		
86	ADC_IN2	DC		
88	ADC_IN3	DC		
90	ADC_IN4	DC		
92	ADC_IN5	DC		
93	ADC_IN6	DC		
94	ADC_IN7	DC		
96	V3P3V	DC		
97	V1P8V	DC		
98	V1P1V	DC		

#### 10.1.3 High Speed Digital Signals

The TPS99001-Q1 has three serial interfaces that are used to transmit data into and out of the device. All these of these interfaces have a maximum clock speed of 30 MHz. In order to help prevent against high levels of EMI emissions, these signals should be laid out with impedance matched, low inductance traces. In particular, the three clocks for these interfaces should be low inductance, and if a cable or a connector is used, the clock signal should be adjacent to the ground signal return.

Table 10-4. SPI1 Interface from DLPC230-Q1 to TPS99001-Q1

PIN	NAME	FUNCTION
27	SPI1_CLK	Clock (30 MHz)
28	SPI1_SS_Z	Slave Select
29	SPI1_DOUT	Data
30	SPI1_DIN	Data

Table 10-5. SPI2 Interface from Customer MCU to TPS99001-Q1

PIN	NAME	FUNCTION
31	SPI2_DIN	Data
32	SPI2_DOUT	Data
33	SPI2_SS_Z	Slave Select
34	SPI2_CLK	Clock (Up to 30 MHz)

Table 10-6. ADC3 Interface from DLPC230-Q1 to TPS99001-Q1

PIN	NAME	FUNCTION
4	ADC_MISO	Data
5	ADC_MOSI	Data
17	SEQ_CLK	Clock (30 MHz)

To avoid crosstalk, a PCB trace spacing requirement is suggested, such as the "3 W rule" which specifies that if the trace width is 5 mils, then traces should be spaced out at least 15 mils from center to center. On Tl's PCB design, the typical trace spacing was 20 mils.

# 10.1.4 Kelvin Sensing Connections

There are many places in the system design where the current through a signal path is measured by use of a sense resistor in series with the signal path. In these cases, the resistor should be connected by use of a "Kelvin" connection, or a "Force-Sense" connection. This means that two connections are made to the resistor that carry the high level of current, and two connections are made separately to measure the voltage across the resistor. This prevents the sense lines from being affected by the extra resistance of the copper traces, and makes the measurement more accurate. An example of the "Force-Sense" connection is shown in Figure 10-1.




Figure 10-1. Kelvin Sensing Layout

The TPS99001-Q1 uses a sense resistor to measure the current delivered to the LEDs. These differential sense lines are the inputs to the part LS\_SENSE\_P and LS\_SENSE\_N. It is important to notice that although LS\_SENSE\_N may be electrically connected to ground by the netlist, this signal must be routed as a separate trace to prevent it from being affected by changes in the ground plane.

#### 10.1.5 Ground Separation

Separated ground planes are good for isolating noise from different parts of the circuit to other. However, when designing with separate ground planes, one must be careful of how the signals are routed to avoid large inductive loops. If separate ground planes are used, TI recommends the following ground connections to the TPS99001-Q1. In addition, the grounds should be connected electrically by a via or 0  $\Omega$  resistor. If a unified ground plane is used, the following can be used as a guideline for which groups of signals should be routed apart from other signals.

PIN NAME GROUND 13, 35 VSS IO Digital DVSS Digital **PBKG** 25, 60, 75, 99 Analog 48 VSS DRVR Power DRST PGND Power 56 VSS DRST Power GND LDO 66 Analog 71, 72 VSS TIA Analog 78, 100 AVSS Analog 81, 84, 87, 89, 91 VSSL ADC Analog Thermal Pad DAP Analog

Table 10-7. TPS99001-Q1 Ground Separation

# 11 Device and Documentation Support

## 11.1 Device Support

#### 11.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

#### 11.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 11.3 Support Resources

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 11.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

DLP® is a registered trademark of Texas Instruments.

All trademarks are the property of their respective owners.

#### 11.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## 11.6 Glossary

**TI Glossary** 

This glossary lists and explains terms, acronyms, and definitions.



# 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



# PACKAGE OPTION ADDENDUM

21-Jan-2021

#### **PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS9901TPZPQ1	ACTIVE	HTQFP	PZP	100	90	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 105	TPS9901TPZP	Samples
TPS9901TPZPRQ1	ACTIVE	HTQFP	PZP	100	1000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 105	TPS9901TPZP	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.






21-Jan-2021

PZP (S-PQFP-G100)

# PowerPAD™ PLASTIC QUAD FLATPACK



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com <a href="http://www.ti.com">www.ti.com</a>.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- F. Falls within JEDEC MS-026

PowerPAD is a trademark of Texas Instruments.



PZP (S-PQFP-G100)


PowerPAD™ PLASTIC QUAD FLATPACK

#### THERMAL INFORMATION

This PowerPAD package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



NOTE: A. All linear dimensions are in millimeters


B Tie strap features may not be present.

PowerPAD is a trademark of Texas Instruments



# PZP (S-PQFP-G100)

# PowerPAD™ PLASTIC QUAD FLATPACK



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="https://www.ti.com">http://www.ti.com</a>. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
- F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

PowerPAD is a trademark of Texas Instruments.



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated