## RF Power Field Effect Transistors

N-Channel Enhancement-Mode Lateral MOSFETs
Designed for Class A or Class AB base station applications with frequencies up to 1500 MHz . Suitable for analog and digital modulation and multicarrier amplifier applications.

- Typical Two-Tone Performance at 960 MHz : $\mathrm{V}_{\mathrm{DD}}=28$ Volts, $\mathrm{I}_{\mathrm{DQ}}=125 \mathrm{~mA}$,
$P_{\text {out }}=10$ Watts PEP
Power Gain - 18 dB
Drain Efficiency - 32\%
IMD - -37 dBc
- Capable of Handling 10:1 VSWR, @ 28 Vdc, 960 MHz, 10 Watts CW Output Power


## Features

- Characterized with Series Equivalent Large-Signal Impedance Parameters
- On-Chip RF Feedback for Broadband Stability
- Qualified Up to a Maximum of 32 V $_{\text {DD }}$ Operation
- Integrated ESD Protection
- $225^{\circ} \mathrm{C}$ Capable Plastic Package
- RoHS Compliant
- In Tape and Reel. R1 Suffix = 500 Units per 24 mm, 13 inch Reel.


```
450-1500 MHz, 10 W, 28 V
LATERAL N-CHANNEL BROADBAND RF POWER MOSFETs
```



Table 1. Maximum Ratings

| Rating | Symbol | Value | Unit |
| :--- | :---: | :---: | :---: |
| Drain-Source Voltage | $\mathrm{V}_{\text {DSS }}$ | $-0.5,+68$ | $\mathrm{Vdc}^{\prime}$ |
| Gate-Source Voltage | $\mathrm{V}_{\mathrm{GS}}$ | $-0.5,+12$ | Vdc |
| Storage Temperature Range | $\mathrm{T}_{\text {stg }}$ | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| Case Operating Temperature | $\mathrm{T}_{\mathrm{C}}$ | 150 | ${ }^{\circ} \mathrm{C}$ |
| Operating Junction Temperature (1,2) | $\mathrm{T}_{\mathrm{J}}$ | 225 | ${ }^{\circ} \mathrm{C}$ |

Table 2. Thermal Characteristics

| Characteristic | Symbol | Value ${ }^{(2,3)}$ | Unit |
| :---: | :---: | :---: | :---: |
| Thermal Resistance, Junction to Case <br> Case Temperature $80^{\circ} \mathrm{C}, 10 \mathrm{~W}$ PEP | $\mathrm{R}_{\text {өJC }}$ |  | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

1. Continuous use at maximum temperature will affect MTTF.
2. MTTF calculator available at http://www.freescale.com/rf. Select Software \& Tools/Development Tools/Calculators to access MTTF calculators by product.
3. Refer to AN1955, Thermal Measurement Methodology of RF Power Amplifiers. Go to http://www.freescale.com/rf. Select Documentation/Application Notes - AN1955.

Table 3. ESD Protection Characteristics

| Test Methodology | Class |
| :--- | :---: |
| Human Body Model (per JESD22-A114) | 1 A |
| Machine Model (per EIA/JESD22-A115) | A |
| Charge Device Model (per JESD22-C101) | III |

Table 4. Moisture Sensitivity Level

| Test Methodology | Rating | Package Peak Temperature | Unit |
| :---: | :---: | :---: | :---: |
| Per JESD22-A113, IPC/JEDEC J-STD-020 | 3 | 260 | ${ }^{\circ} \mathrm{C}$ |

Table 5. Electrical Characteristics $\left(T_{A}=25^{\circ} \mathrm{C}\right.$ unless otherwise noted)

| Characteristic | Symbol | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |

Off Characteristics

| Zero Gate Voltage Drain Leakage Current ( $\mathrm{V}_{\mathrm{DS}}=68 \mathrm{Vdc}, \mathrm{V}_{\mathrm{GS}}=0 \mathrm{Vdc}$ ) | $\mathrm{I}_{\text {DSS }}$ | - | - | 10 | $\mu \mathrm{Adc}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Zero Gate Voltage Drain Leakage Current $\left(\mathrm{V}_{\mathrm{DS}}=28 \mathrm{Vdc}, \mathrm{~V}_{\mathrm{GS}}=0 \mathrm{Vdc}\right)$ | IDSS | - | - | 1 | $\mu \mathrm{Adc}$ |
| Gate-Source Leakage Current $\left(\mathrm{V}_{\mathrm{GS}}=5 \mathrm{Vdc}, \mathrm{V}_{\mathrm{DS}}=0 \mathrm{Vdc}\right)$ | $I_{\text {GSS }}$ | - | - | 1 | $\mu \mathrm{Adc}$ |

On Characteristics

| Gate Threshold Voltage $\left(\mathrm{V}_{\mathrm{DS}}=10 \mathrm{Vdc}, \mathrm{I}_{\mathrm{D}}=100 \mu \mathrm{Adc}\right)$ | $\mathrm{V}_{\mathrm{GS}}(\mathrm{th})$ | 1.5 | 2.3 | 3 | Vdc |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Gate Quiescent Voltage <br> $\left(V_{D D}=28 \mathrm{Vdc}, \mathrm{I}_{\mathrm{D}}=125 \mathrm{mAdc}\right.$, Measured in Functional Test) | $\mathrm{V}_{\mathrm{GS}(\mathrm{Q})}$ | 2 | 3.1 | 4 | Vdc |
| Drain-Source On-Voltage $\left(\mathrm{V}_{\mathrm{GS}}=10 \mathrm{Vdc}, \mathrm{I}_{\mathrm{D}}=0.3 \mathrm{Adc}\right)$ | $\mathrm{V}_{\mathrm{DS} \text { (on) }}$ | - | 0.27 | 0.35 | Vdc |

## Dynamic Characteristics

| Reverse Transfer Capacitance <br> $\left(V_{\mathrm{DS}}=28 \mathrm{Vdc} \pm 30 \mathrm{mV}(\mathrm{rms})\right.$ ac @ $\left.1 \mathrm{MHz}, \mathrm{V}_{\mathrm{GS}}=0 \mathrm{Vdc}\right)$ | $\mathrm{C}_{\mathrm{rss}}$ | - | 0.32 | - | pF |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Output Capacitance <br> $\left(\mathrm{V}_{\mathrm{DS}}=28 \mathrm{Vdc} \pm 30 \mathrm{mV}(\mathrm{rms})\right.$ ac @ $\left.1 \mathrm{MHz}, \mathrm{V}_{\mathrm{GS}}=0 \mathrm{Vdc}\right)$ | $\mathrm{C}_{\text {oss }}$ | - | 10 | - | pF |
| Input Capacitance <br> $\left(\mathrm{V}_{\mathrm{DS}}=28 \mathrm{Vdc}, \mathrm{V}_{\mathrm{GS}}=0 \mathrm{Vdc} \pm 30 \mathrm{mV}(\mathrm{rms}) \mathrm{ac} @ 1 \mathrm{MHz}\right)$ | $\mathrm{C}_{\text {iss }}$ | - | 23 | - | pF |

Functional Tests (In Freescale Test Fixture, 50 ohm system) $\mathrm{V}_{\mathrm{DD}}=28 \mathrm{Vdc}, \mathrm{I}_{\mathrm{DQ}}=125 \mathrm{~mA}, \mathrm{P}_{\text {out }}=10 \mathrm{~W} P E P, \mathrm{f}=960 \mathrm{MHz}$, Two-Tone Test, 100 kHz Tone Spacing

| Power Gain | $\mathrm{G}_{\mathrm{ps}}$ | 17.5 | 18 | 20.5 | dB |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Drain Efficiency | $\eta_{\mathrm{D}}$ | 31 | 32 | - | $\%$ |
| Intermodulation Distortion | IMD | - | -37 | -33 | dBc |
| Input Return Loss | IRL | - | -18 | -10 | dB |

Typical Performances (In Freescale 450 MHz Demo Board, 50 ohm system) $\mathrm{V}_{\mathrm{DD}}=28 \mathrm{Vdc}, \mathrm{I}_{\mathrm{DQ}}=150 \mathrm{~mA}, \mathrm{P}_{\text {out }}=10 \mathrm{~W}$ PEP, $420-470 \mathrm{MHz}$,
Two-Tone Test, 100 kHz Tone Spacing

| Power Gain | $\mathrm{G}_{\mathrm{ps}}$ | - | 20 | - | dB |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Drain Efficiency | $\eta_{\mathrm{D}}$ | - | 33 | - | $\%$ |
| Intermodulation Distortion | IMD | - | -40 | - | dBc |
| Input Return Loss | IRL | - | -10 | - | dB |



Figure 1. MW6S010NR1(GNR1) Test Circuit Schematic - 900 MHz

Table 6. MW6S010NR1(GNR1) Test Circuit Component Designations and Values - 900 MHz

| Part | Description | Part Number | Manufacturer |
| :--- | :--- | :--- | :--- |
| B1 | Ferrite Bead | 2743019447 | Fair-Rite |
| C1, C6, C11, C20 | 47 pF Chip Capacitors | ATC100B470JT500XT | ATC |
| C2, C18, C19 | $22 \mu$ F, 35 V Tantalum Capacitors | T491D226K035AT | Kemet |
| C3, C16 | $220 \mu$ F, 63 V Electrolytic Capacitors, Radial | $2222-136-68221$ | Vishay |
| C4, C15 | $0.1 \mu$ F Chip Capacitors | CDR33BX104AKWS | Kemet |
| C5, C8, C17 | $0.8-8.0$ pF Variable Capacitors, Gigatrim | 272915 L | Johanson |
| C7, C12 | 24 pF Chip Capacitors | ATC100B240JT500XT | ATC |
| C9, C10, C13 | 6.8 pF Chip Capacitors | ATC100B6R8JT500XT | ATC |
| C14 | 7.5 pF Chip Capacitor | ATC100B7R5JT500XT | ATC |
| L1 | 12.5 nH Inductor | A04T-5 | Coilcraft |
| R1 | $1 \mathrm{k} \Omega, 1 / 4$ W Chip Resistor | CRCW12061001FKEA | Vishay |



Figure 2. MW6S010NR1(GNR1) Test Circuit Component Layout - 900 MHz

## TYPICAL CHARACTERISTICS - 900 MHz



Figure 3. Two-Tone Wideband Performance @ $P_{\text {out }}=10$ Watts


Figure 4. Two-Tone Power Gain versus Output Power


Figure 6. Intermodulation Distortion Products versus Tone Spacing


Figure 5. Intermodulation Distortion Products versus Output Power


Figure 7. Pulse CW Output Power versus Input Power


Figure 8. Single-Carrier CDMA ACPR, Power
Gain and Power Added Efficiency versus Output Power


Figure 9. Power Gain and Power Added Efficiency versus Output Power


Figure 10. Power Gain versus Output Power


Figure 11. Broadband Frequency Response

## TYPICAL CHARACTERISTICS



This above graph displays calculated MTTF in hours when the device is operated at $\mathrm{V}_{\mathrm{DD}}=28 \mathrm{Vdc}, \mathrm{P}_{\text {out }}=10 \mathrm{~W} P E P$, and $\eta_{D}=32 \%$.

MTTF calculator available at http://www.freescale.com/rf. Select Software \& Tools/Development Tools/Calculators to access MTTF calculators by product.

Figure 12. MTTF Factor versus Junction Temperature


$\mathrm{Z}_{\text {load }}=$ Test circuit impedance as measured from drain to ground.


Figure 13. Series Equivalent Source and Load Impedance - 900 MHz


Figure 14. MW6S010NR1(GNR1) Test Circuit Schematic - 450 MHz

Table 7. MW6S010NR1(GNR1) Test Circuit Component Designations and Values - 450 MHz

|  | Part | Description | Part Number |
| :--- | :--- | :--- | :--- |
| B1, B2 | Ferrite Bead | Manufacturer |  |
| C1 | $1 \mu$ F, 35 V Tantalum Capacitor | T491C105K050AT | Kemet |
| C2, C15 | $22 \mu$ F, 35 V Tantalum Capacitors | T491X226K035AT | Kemet |
| C3, C14 | $0.1 \mu$ F Chip Capacitors | C1210C104K5RAC | Kemet |
| C4, C9, C10, C13 | 330 pF Chip Capacitors | ATC700A331JT150XT | ATC |
| C5 | 4.3 pF Chip Capacitor | ATC100B4R3JT500XT | ATC |
| C6, C11 | $0.6-8.0 \mathrm{pF}$ Variable Capacitors | 27291 SL | Johanson |
| C7, C8, C12 | 4.7 pF Chip Capacitors | ATC100B4R7JT500XT | ATC |
| L1 | $39 \mu \mathrm{H}$ Chip Inductor | ISC-1210 | Vishay |
| R1 | $10 \Omega$ Chip Resistor | CRCW080510R0FKEA | Vishay |
| R2 | $1 \mathrm{k} \Omega$ Chip Resistor | CRCW08051001FKEA | Vishay |
| R3 | $1.2 \mathrm{k} \Omega$ Chip Resistor | CRCW08051201FKEA | Vishay |
| R4 | $2.2 \mathrm{k} \Omega$ Chip Resistor | CRCW08052201FKEA | Vishay |
| R5 | $5 \mathrm{k} \Omega$ Potentiometer | 1224W | Bourns |
| R6 | $1 \mathrm{k} \Omega$ Chip Resistor | CRCW12061001FKEA | Vishay |
| T1 | 5 Volt Regulator, Micro 8 | LP2951CDMR2G | On Semiconductor |
| T2 | NPN Transistor, SOT-23 | BC847ALT1G | On Semiconductor |



Figure 15. MW6S010NR1(GNR1) Test Circuit Component Layout - 450 MHz


Figure 16. 2-Carrier W-CDMA Broadband Performance @ $\mathrm{P}_{\text {out }}=3$ Watts Avg.


Figure 17. 2-Carrier W-CDMA Broadband Performance @ $\mathrm{P}_{\text {out }}=$ 7.5 Watts Avg.


Figure 18. Broadband Frequency Response


Figure 19. Single-Carrier N-CDMA ACPR, ALT1 and ALT2 versus Output Power


Figure 20. Series Equivalent Source and Load Impedance - 450 MHz

PACKAGE DIMENSIONS


| (C) FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED. |  | MECHANICAL OUTLINE | PRINT VERSION NOT TO SCALE |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| TITLE: | $\begin{gathered} \text { TO- } 270 \\ \text { SURFACE MOUNT } \end{gathered}$ |  |  | REV: K <br> 29 JUN 2007 |  |
|  |  |  | CASE NUMBER: 1265-09 |  |  |
|  |  |  | STANDARD: JEDEC TO-270 AA |  |  |




NOTES:

1. CONTROLLING DIMENSION: INCH
2. INTERPRET DIMENSIONS AND TOLERANCES PER ASME Y14.5M-1994.
3. DATUM PLANE -H- IS LOCATED AT TOP OF LEAD AND IS COINCIDENT WITH THE LEAD WHERE THE LEAD EXITS THE PLASTIC BODY AT THE TOP OF THE PARTING LINE.
4. DIMENSIONS "D1" AND "E1" DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS . 006 PER SIDE. DIMENSIONS "D1 AND "E1" DO INCLUDE MOLD mismatch and are determined at datum plane -h-.
5. DIMENSION "b1" DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE . 005 TOTAL IN EXCESS OF THE "b1" DIMENSION AT MAXIMUM MATERIAL CONDITION.
6. DATUMS -A- AND -B- TO BE DETERMINED AT DATUM PLANE -H-.
7. DIMENSION "A2" APPLIES WITHIN ZONE "J" ONLY.
8. DIMENSIONS "D" AND "E2" DO NOT INCLUDE MOLD PROTRUSION. OVERALL LENGTH INCLUDING MOLD PROTRUSION SHOULD NOT EXCEED 0.430 INCH FOR DIMENSION "D" AND 0.080 INCH FOR DIMENSION "E2". DIMENSIONS "D" AND "E2" DO INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE -D-.

STYLE 1:
PIN 1 - DRAIN
PIN 2 - GATE
PIN 3 - SOURCE

| DIM | INCH |  | MILLIMETER |  | DIM | INCH |  | MILLIMETER |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX |  | MIN | MAX | MIN | MAX |
| A | . 078 | . 082 | 1.98 | 2.08 | F | . 025 BSC |  | 0.64 BSC |  |
| A1 | . 039 | . 043 | 0.99 | 1.09 | b1 | . 193 | . 199 | 4.90 | 5.06 |
| A2 | . 040 | . 042 | 1.02 | 1.07 | c1 | . 007 | . 011 | 0.18 | 0.28 |
| D | . 416 | . 424 | 10.57 | 10.77 | aad |  |  | 0.10 |  |
| D1 | . 378 | . 382 | 9.60 | 9.70 |  | . 004 |  |  |  |
| D2 | . 290 | --- | 7.37 | - |  |  |  |  |  |
| D3 | . 016 | . 024 | 0.41 | 0.61 |  |  |  |  |  |
| E | . 436 | . 444 | 11.07 | 11.28 |  |  |  |  |  |
| E1 | . 238 | . 242 | 6.04 | 6.15 |  |  |  |  |  |
| E2 | . 066 | . 074 | 1.68 | 1.88 |  |  |  |  |  |
| E3 | . 150 | ---- | 3.81 | --- |  |  |  |  |  |
| E4 | . 058 | . 066 | 1.47 | 1.68 |  |  |  |  |  |
| E5 | . 231 | . 235 | 5.87 | 5.97 |  |  |  |  |  |
| (C) FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED. |  |  |  | MECHANICAL OUTLINE |  |  | PRINT VERSION NOT TO SCALE |  |  |
| TITLE: | TO-270 |  |  |  | DOCUMENT NO: 98ASH98117A |  |  | REV: K |  |
|  |  |  |  |  | CASE NUMBER: 1265-09 |  |  |  | JUN 2007 |
|  | SURFACE MOUNT |  |  |  | STANDARD: JEDEC TO-270 AA |  |  |  |  |



| © FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED. | MECHANICAL OUTLINE | PRINT VERSION NOT TO SCALE |  |
| :---: | :---: | :---: | :---: |
| $\begin{gathered} \text { TO-270 } \\ \text { GULL WING } \end{gathered}$ | DOCUMENT | 98ASA99301D | REV: C |
|  | CASE NUMB | 1265A-03 | 02 JUL 2007 |
|  | STANDARD: | C TO-270 BA |  |




## NOTES:

1. CONTROLLING DIMENSION: INCH
2. INTERPRET DIMENSIONS AND TOLERANCES PER ASME Y14.5M-1994.
3. DATUM PLANE -H- IS LOCATED AT TOP OF LEAD AND IS COINCIDENT WITH THE LEAD WHERE THE LEAD EXITS THE PLASTIC BODY AT THE TOP OF THE PARTING LINE.
4. DIMENSIONS "D1" AND "E1" DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS . 006 PER SIDE. DIMENSIONS "D1 AND "E1" DO INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE -H-.
5. DIMENSION b1 DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE . 005 TOTAL IN EXCESS OF THE b1 DIMENSION AT MAXIMUM MATERIAL CONDITION.
6. DATUMS -A- AND -B- TO BE DETERMINED AT DATUM PLANE -H-.
7. DIMENSIONS "D" AND "E2" DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS . 003 PER SIDE. DIMENSIONS "D AND "E2" DO INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE -D-.
```
STYLE 1:
PIN 1 - DRAIN
PIN 2 - GATE
PIN 3 - SOURCE
```

| DIM | INCH |  | MILLIMETER |  | DIM | INCH |  | MILLIMETER |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX |  | MIN | MAX | MIN | MAX |
| A | . 078 | . 082 | 1.98 | 2.08 | L | . 018 | . 024 | 0.46 | 0.61 |
| A1 | . 001 | . 004 | 0.02 | 0.10 | L1 |  |  |  | BSC |
| A2 | . 077 | . 088 | 1.96 | 2.24 | b1 | . 193 | . 199 | 4.90 | 5.06 |
| D | . 416 | . 424 | 10.57 | 10.77 | c1 | . 007 | . 011 | 0.18 | 0.28 |
| D1 | . 378 | . 382 | 9.60 | 9.70 | e | $2 \cdot$ | 8 | $2 \cdot$ | 8 |
| D2 | . 290 | - | 7.37 | - | aad |  |  |  |  |
| D3 | . 016 | . 024 | 0.41 | 0.61 |  |  |  |  |  |
| E | . 316 | . 324 | 8.03 | 8.23 |  |  |  |  |  |
| E1 | . 238 | . 242 | 6.04 | 6.15 |  |  |  |  |  |
| E2 | . 066 | . 074 | 1.68 | 1.88 |  |  |  |  |  |
| E3 | . 150 | - | 3.81 | - |  |  |  |  |  |
| E4 | . 058 | . 066 | 1.47 | 1.68 |  |  |  |  |  |
| E5 | . 231 | . 235 | 5.87 | 5.97 |  |  |  |  |  |
| © FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED. |  |  |  | MECHANICAL OUTLINE |  |  | PRINT VERSION NOT TO SCALE |  |  |
| TITLE: | $\begin{gathered} \text { TO- } 270 \\ \text { GULL WING } \end{gathered}$ |  |  |  | DOCUMENT NO: 98ASA99301D |  |  |  | REV: C$02 \text { JUL } 2007$ |
|  |  |  |  |  | CASE NUMBER: 1265A-03 |  |  |  |  |
|  |  |  |  |  | STANDARD: JEDEC TO-270 BA |  |  |  |  |

## PRODUCT DOCUMENTATION, TOOLS AND SOFTWARE

Refer to the following documents to aid your design process.
Application Notes

- AN1907: Solder Reflow Attach Method for High Power RF Devices in Plastic Packages
- AN1949: Mounting Method for the MHVIC910HR2 (PFP-16) and Similar Surface Mount Packages
- AN1955: Thermal Measurement Methodology of RF Power Amplifiers
- AN3789: Clamping of High Power RF Transistors and RFICs in Over-Molded Plastic Packages

Engineering Bulletins

- EB212: Using Data Sheet Impedances for RF LDMOS Devices

Software

- Electromigration MTTF Calculator
- RF High Power Model

For Software and Tools, do a Part Number search at http://www.freescale.com, and select the "Part Number" link. Go to the Software \& Tools tab on the part's Product Summary page to download the respective tool.

## REVISION HISTORY

The following table summarizes revisions to this document.

| Revision | Date | Description |
| :---: | :---: | :---: |
| 4 | Dec. 2008 | - Changed Storage Temperature Range in Max Ratings table from -65 to +175 to -65 to +150 for standardization across products, p. 1 <br> - Removed Total Device Dissipation from Max Ratings table as data was redundant (information already provided in Thermal Characteristics table), p. 1 <br> - Added Case Operating Temperature limit to the Maximum Ratings table and set limit to $150^{\circ} \mathrm{C}, \mathrm{p} .1$ <br> - Operating Junction Temperature increased from $200^{\circ} \mathrm{C}$ to $225^{\circ} \mathrm{C}$ in Maximum Ratings table, related "Continuous use at maximum temperature will affect MTTF" footnote added and changed $200^{\circ} \mathrm{C}$ to $225^{\circ} \mathrm{C}$ in Capable Plastic Package bullet, p. 1 <br> - Corrected $\mathrm{V}_{\mathrm{DS}}$ to $\mathrm{V}_{\mathrm{DD}}$ in the RF test condition voltage callout for $\mathrm{V}_{\mathrm{GS}(\mathrm{Q})}$ and added "Measured in Functional Test", On Characteristics table, p. 2 <br> - Corrected $\mathrm{C}_{\text {iss }}$ test condition to indicate AC stimulus on the $\mathrm{V}_{\mathrm{GS}}$ connection versus the $\mathrm{V}_{\mathrm{DS}}$ connection, Dynamic Characteristics table, p. 2 <br> - Updated Part Numbers in Tables 6, 7, Component Designations and Values, to RoHS compliant part numbers, p. 3, 9 <br> - Removed lower voltage tests from Fig. 10, Power Gain versus Output Power, due to fixed tuned fixture limitations, p. 6 <br> - Replaced Fig. 12, MTTF versus Junction Temperature with updated graph. Removed Amps ${ }^{2}$ and listed operating characteristics and location of MTTF calculator for device, p. 7 <br> - Replaced Case Outline 1265-08 with 1265-09, Issue K, p. 1, 13-15. Corrected cross hatch pattern in bottom view and changed its dimensions (D2 and E3) to minimum value on source contact (D2 changed from Min-Max .290-. 320 to . 290 Min; E3 changed from Min-Max .150-. 180 to .150 Min). Added JEDEC Standard Package Number. <br> - Replaced Case Outline 1265A-02 with 1265A-03, Issue C, p. 1, 16-18. Corrected cross hatch pattern and its dimensions (D2 and E2) on source contact (D2 changed from Min-Max .290-. 320 to . 290 Min; E3 changed from Min-Max .150-. 180 to . 150 Min ). Added pin numbers. Corrected mm dimension $L$ for gull-wing foot from 4.90-5.06 Min-Max to 0.46-0.61 Min-Max. Added JEDEC Standard Package Number. <br> - Added Product Documentation and Revision History, p. 19 |
| 5 | June 2009 | - Modified data sheet to reflect MSL rating change from 1 to 3 as a result of the standardization of packing process as described in Product and Process Change Notification number, PCN13516, p. 2 <br> - Added AN3789, Clamping of High Power RF Transistors and RFICs in Over-Molded Plastic Packages to Product Documentation, Application Notes, p. 19 <br> - Added Electromigration MTTF Calculator and RF High Power Model availability to Product Software, p. 19 |

How to Reach Us:
Home Page:
www.freescale.com
Web Support:
http://www.freescale.com/support
USA/Europe or Locations Not Listed:
Freescale Semiconductor, Inc.
Technical Information Center, EL516
2100 East Elliot Road
Tempe, Arizona 85284
1-800-521-6274 or +1-480-768-2130
www.freescale.com/support
Europe, Middle East, and Africa:
Freescale Halbleiter Deutschland GmbH
Technical Information Center
Schatzbogen 7
81829 Muenchen, Germany
+44 1296380456 (English)
+46 852200080 (English)
+49 8992103559 (German)
+33 169354848 (French)
www.freescale.com/support
Japan:
Freescale Semiconductor Japan Ltd. Headquarters
ARCO Tower 15F
1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064
Japan
0120191014 or +81354379125
support.japan@freescale.com
Asia/Pacific:
Freescale Semiconductor China Ltd.
Exchange Building 23 F
No. 118 Jianguo Road
Chaoyang District
Beijing 100022
China
+86 1058798000
support.asia@freescale.com
For Literature Requests Only:
Freescale Semiconductor Literature Distribution Center 1-800-441-2447 or +1-303-675-2140
Fax: +1-303-675-2150
LDCForFreescaleSemiconductor@hibbertgroup.com

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale ${ }^{\mathrm{TM}}$ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc. 2005-2006, 2008-2009. All rights reserved.

## Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery \& Lifecycle Information:

## NXP:

MW6S010GNR1 MW6S010NR1

