# AD2420(W)/ $\delta$ (W)/7(W)/8(W)/9(W) Automotive Audio Bus A $^2$ B Transceiver Technical Reference

Revision 1.1, October 2019

Part Number 82-100138-01



# **Copyright Information**

©2018 Analog Devices, Inc., ALL RIGHTS RESERVED. This document may not be reproduced in any form without prior, express written consent from Analog Devices, Inc.

Printed in the USA.

#### Disclaimer

Analog Devices, Inc. reserves the right to change this product without prior notice. Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use; nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under the patent rights of Analog Devices, Inc.

#### Trademark and Service Mark Notice

The Analog Devices logo, A<sup>2</sup>B, Blackfin, Blackfin+, CrossCore, EngineerZone, EZ-Board, EZ-KIT, EZ-KIT Lite, EZ-Extender, SHARC, SHARC+, and VisualDSP++ are registered trademarks of Analog Devices, Inc.

EZ-KIT Mini and SigmaStudio are trademarks of Analog Devices, Inc.

All other brand and product names are trademarks or service marks of their respective owners.

# **Contents**

Preface
Purpose of This Manual1-1
Intended Audience 1–1
Manual Contents
What's New in This Manual 1-2
Register Documentation Conventions
A <sup>2</sup> B Overview
A <sup>2</sup> B Terminology2–2
A <sup>2</sup> B Bus Details
Functional Description2–7
Architectural Concepts2–8
I <sup>2</sup> C Interface2–8
Transceiver I <sup>2</sup> C Accesses2–10
Transceiver I <sup>2</sup> C Access Latencies
Pulse-Density Modulation Interface (PDM)2-14
PDM Sampling Edge of a Connected Microphone2-15
PDM Enhancements2–16
I <sup>2</sup> S/TDM Interface2–17
Time Division Multiplexing (TDM) Protocol2-17
Mailboxes2–19
Mailbox Programming and Operation2–19
Mailbox Latency2–20
A <sup>2</sup> B Operation and Configuration
I <sup>2</sup> C Port Programming Concepts
Direct I <sup>2</sup> C Register Accesses

Remote Slave I <sup>2</sup> C Register Accesses	3–3
Remote Peripheral I <sup>2</sup> C Accesses	3–4
System Bring-Up and Discovery	3–4
Reset and Operating States	3–4
Master Bring-Up and Operation	3–5
Slave Bring-Up and Operation	3–6
Node Discovery and Initialization	3–8
Simple Discovery Flow	3–8
Response Cycles	3–10
Managing A <sup>2</sup> B System Data Flow	3–15
A <sup>2</sup> B Slot Format	3–16
Downstream Data Slots	3–18
Upstream Data Slots	3–20
A <sup>2</sup> B Bandwidth	3–21
I <sup>2</sup> S/TDM Port Programming Concepts	3–22
I <sup>2</sup> S Reduced Data Rate	3–27
I <sup>2</sup> S Reduced Rate Restrictions	3–30
I <sup>2</sup> S Increased Data Rate	3–32
GPIO Over Distance	3–34
GPIO Over Distance Programming Examples	3–35
Mapping the Master Node DRX1/IO6 Pin to the Slave 2 ADR1/IO1 Pin	3–36
Mapping the Slave 1 DTX1/IO4 Pin to the Master Node ADR1/IO1 Pin	3–36
Mapping the ADR1/IO1 Pins on Slaves 0 Through 2 to the Master Node ADR1/IO1 Pin	3–36
Transceiver Identification	3–37
Standby Mode	3–37
Bus Monitor Support	3–38
I <sup>2</sup> S/TDM Channel Format	3–40
Start Up Sequence	3–42
Optimizing EMC Performance	3–44

Spread-Spectrum Clocking	3–44
Programmable LVDS Transmit Levels	3–45
Data-Only and Power-Only Bus Operation	3–45
Cross-Over or Straight-Through Cabling	3–45
A <sup>2</sup> B Event Control	
Error Management	4–2
Downstream Data Error Detection	4–3
Upstream Data Error Detection	4–3
Data Slot Error Correction	4–3
Control and Response Error Handling	4–4
Error Signaling	4–4
A <sup>2</sup> B Communication and Bit Errors	4–4
Slave Interrupt Handling	4–5
Error Management Register	4–7
Bit Error Control Register	4–7
Testing and Debugging	4–8
Unique ID	4–9
A <sup>2</sup> B System Debug	
Line Fault Diagnostics	5–1
Diagnostics During Discovery	5–1
Registers for Line Diagnostics	5–3
Open Wire Fault	5–3
Short of Wires Fault	5–3
Short To GND BP	5–4
Short to V <sub>BAT</sub> BN	5–4
Short To GND BN	5–4
Short to V <sub>BAT</sub> BP	5–5
Line Diagnostics After Discovery	5–5

Diagnostics Software Flow	5–6
Localizing Concealed Faults	5–7
Bus Drop Detection	5–9
I <sup>2</sup> S Loopback	5–10
I <sup>2</sup> S TDM Test Mode (I <sup>2</sup> S Loopback)	5–11
Register Summary	
AD2428 A2B Register Descriptions	
I2C Chip Address Register (Slave Only)	7–5
Node Address Register (Master Only)	7–6
Vendor ID Register	7–7
Product ID Register	7–8
Version ID Register	7–9
Capability ID Register	7–10
Switch Control Register	7–11
Broadcast Downstream Slots Register (Slave Only)	7–13
Local Downstream Slots Register (Slave Only)	7–14
Local Upstream Slots Register (Slave Only)	7–15
Downstream Slots Register	7–16
Upstream Slots Register	7–17
Response Cycles Register	7–18
Slot Format Register (Master Only, Auto-Broadcast)	7–19
Data Control Register (Master Only, Auto-Broadcast)	7–22
Control Register	7–24
Discovery Register (Master Only)	7–26
Switch Status Register	7–27
Interrupt Status Register	7–29
Interrupt Source Register (Master Only)	7–30
Interrupt Type Register (Master Only)	7–31
Interrupt Pending 0 Register	7–33

Interrupt Pending 1 Register	7–35
Interrupt Pending 2 Register (Master Only)	7–37
Interrupt Mask 0 Register	7–38
Interrupt Mask 1 Register	7–39
Interrupt Mask 2 Register (Master Only)	7–40
Bit Error Count Control Register	7–41
Bit Error Count Register	7–43
Testmode Register	7–44
PRBS Error Count Byte 0 Register	7–46
PRBS Error Count Byte 1 Register	7–47
PRBS Error Count Byte 2 Register	7–48
PRBS Error Count Byte 3 Register	7–49
Node Register	7–50
Discovery Status Register (Master Only)	7–51
LVDSA TX Control Register	7–52
LVDSB TX Control Register	7–53
Local Interrupt Type (Slave Only)	7–54
I2C Configuration Register	7–55
PLL Control Register	7–56
I2S Global Configuration Register	7–57
I2S Configuration Register	7–59
I2S Rate Register (Slave Only)	7–62
I2S Transmit Data Offset Register (Master Only)	7–64
I2S Receive Data Offset Register (Master Only)	7–66
SYNC Offset Register (Slave Only)	7–67
PDM Control Register	7–68
Error Management Register	7–70
GPIO Output Data Register	7–71
GPIO Output Data Set Register	7–73
GPIO Output Data Clear Register	7–75

GPIO Output Enable Register	7–77
GPIO Input Enable Register	7–79
GPIO Input Value Register	7–81
Pin Interrupt Enable Register	7–83
Pin Interrupt Invert Register	7–85
Pin Configuration Register	7–87
I2S Test Register	7–88
Raise Interrupt Register	7–90
Generate Bus Error	7–92
I2S Reduced Rate Register (Master Only, Auto-Broadcast)	7–94
I2S Reduced Rate Control Register	7–96
I2S Reduced Rate SYNC Offset Register (Slave Only)	7–97
CLKOUT1 Configuration Register	7–98
CLKOUT2 Configuration Register	7–99
Bus Monitor Mode Configuration Register	7–100
Sustain Configuration Register (Slave Only)	7–101
PDM Control 2 Register	7–102
Upstream Data RX Mask 0 Register (Slave Only)	7–104
Upstream Data RX Mask 1 Register (Slave Only)	7–106
Upstream Data RX Mask 2 Register (Slave Only)	7–108
Upstream Data RX Mask 3 Register (Slave Only)	7–110
Local Upstream Channel Offset Register (Slave Only)	7–112
Downstream Data RX Mask 0 Register (Slave Only)	7–113
Downstream Data RX Mask 1 Register (Slave Only)	7–115
Downstream Data RX Mask 2 Register (Slave Only)	7–117
Downstream Data RX Mask 3 Register (Slave Only)	7–119
Local Downstream Channel Offset Register (Slave Only)	7–121
Chip ID Register 0	7–122
Chip ID Register 1	7–123
Chip ID Register 2	7–124

	Chip ID Register 3	.7–125
	Chip ID Register 4	.7–126
	Chip ID Register 5	.7–127
	GPIO Over Distance Enable Register	.7–128
	GPIO Over Distance Mask 0 Register	.7–130
	GPIO Over Distance Mask 1 Register	.7–131
	GPIO Over Distance Mask 2 Register	.7–132
	GPIO Over Distance Mask 3 Register	.7–133
	GPIO Over Distance Mask 4 Register	.7–134
	GPIO Over Distance Mask 5 Register	.7–135
	GPIO Over Distance Mask 6 Register	.7–136
	GPIO Over Distance Mask 7 Register	.7–137
	GPIO Over Distance Data Register	.7–138
	GPIO Over Distance Invert Register	.7–139
	Mailbox 0 Control Register (Slave Only)	.7–140
	Mailbox 0 Status Register (Slave Only)	.7–142
	Mailbox 0 Byte 0 Register (Slave Only)	.7–143
	Mailbox 0 Byte 1 Register (Slave Only)	.7–144
	Mailbox 0 Byte 2 Register (Slave Only)	.7–145
	Mailbox 0 Byte 3 Register (Slave Only)	.7–146
	Mailbox 1 Control Register (Slave Only)	.7–147
	Mailbox 1 Status Register (Slave Only)	.7–149
	Mailbox 1 Byte 0 Register (Slave Only)	.7–150
	Mailbox 1 Byte 1 Register (Slave Only)	.7–151
	Mailbox 1 Byte 2 Register (Slave Only)	.7–152
	Mailbox 1 Byte 3 Register (Slave Only)	.7–153
A	Appendix A: Additional Discovery Flow Examples	
	Modified Discovery Flow	8–1
	Optimized Discovery Flow	8–2

Advanced Discovery Flow	8–3
Appendix B: Response Cycle Formula	
Appendix C: Module ID and Module Configuration Memory	
Configuration Memory	10–1
Appendix D: Interrupt Processing	
Master Running Interrupts	11–1
Discovery Done Interrupts	11–1
Line Fault Interrupts	11–2
Error Interrupts	11–3
General Purpose IO Pin Interrupts	11–4

# 1 Preface

Thank you for purchasing and developing systems using an Automotive Audio Bus A<sup>2</sup>B<sup>®</sup> Transceiver from Analog Devices.

# **Purpose of This Manual**

The AD2420(W)/6(W)/7(W)8(W)/9(W) Automotive Audio Bus  $A^2B$  Transceiver Technical Reference provides information about the transceivers, including register and bit descriptions. For timing, electrical, and package specifications, see the AD2420(W)/6(W)/7(W)8(W)/9(W) Automotive Audio Bus  $A^2B$  Transceiver Data Sheet.

## **Intended Audience**

This manual is intended for system designers and programmers who want to develop systems using the A<sup>2</sup>B transceiver.

# **Manual Contents**

This manual consists of the following chapters:

- $A^2B$  Overview Provides a basic description and the features supported.
- $A^2B$  Operation and Configuration Provides information on bringing up the master node and discovery of the slave nodes. Provides a simple System Discovery Example.
- $A^2B$  Event Control Provides information on system interrupts and their use.
- *A*<sup>2</sup>*B System Debug* Provides information that allows you to perform system diagnostics in order to isolate and correct faults. Additionally, a loop back test mode provides easy validation of I<sup>2</sup>S/TDM connectivity in master and slave nodes.
- Register Summary Provides the register map and bit definitions for the integrated transceiver.
- Register Descriptions Provides the detailed descriptions of the registers and bits.
- Appendix A: Additional Discovery Flow Examples

- Appendix B: Response Cycle Formula
- Appendix C: Module ID and Module Configuration Memory
- Appendix D: Interrupt Processing

### What's New in This Manual

This revision (1.1) is the second released version of the document. The title changed to a Technical Reference and to reflect the addition of new processor models. The following changes were made to content in this revision:

- Updated content in topics: Transceiver I<sup>2</sup>C Accesses, Transceiver Power-On and Reset, I<sup>2</sup>C Port Programming Concepts, Direct I<sup>2</sup>C Register Accesses, Remote I<sup>2</sup>C Register Accesses, Peripheral I<sup>2</sup>C Accesses, Master Bring-Up and Operation, Slave Bring-Up and Operation, Clock Sustain Functionality, Slave Node Response Cycles, I<sup>2</sup>C Interface
- Renamed and rearranged topics in the A<sup>2</sup>B Configuration chapter. Combined previous topics in the chapter into more comprehensive and inclusive topics.
- Added Reset and Operating States topic
- Updated figures: Communication System Block Diagram, Transceiver State Diagram, Simplified A<sup>2</sup>B System with Four Nodes
- Updated tables: Bus Latencies for I<sup>2</sup>C Access, Transceiver Delay
- Updated notes in topics: A<sup>2</sup>B Slot, Transceiver I<sup>2</sup>C Access Latencies, Reset and Operating States
- Change register information: TESTMODE.RXDEPTH is now public, changed PINCFG.DRVSTR bit description, changed PDMCTL2.PDMDEST bit and enum description, made PINCFG.TXBLP and PINCFG.TXALP bits private.
- Removed Appendix E: CRC Calculation

# **Register Documentation Conventions**

The register sections and diagrams use the following conventions:

- Registers are presented in address order.
- The reset value appears in binary in the individual bits and in hexadecimal to the left of the register.
- Shaded bits are reserved.

**NOTE:** To ensure upward compatibility with future implementations, write back the value that is read for reserved bits in a register, unless otherwise specified.

Register description tables use the following conventions:

- Each bit's or bit field's access type appears beneath the bit number in the table in the form (read-access/write-access). The access types include:
  - R= read, RC= read clear, RS= read set, R0= read zero, R1= read one, Rx= read undefined
  - W= write, NW= no write, W1C= write one to clear, W1S= write one to set, W0C= write zero to clear, W0S= write zero to set, WS= write to set, WC = write to clear, W1A= write one action, XCVRA/B= transceiver (port A/ port B)
- Many bit and bit field descriptions include enumerations, identifying bit values and related functionality. Unless otherwise indicated (with a prefix), these enumerations are decimal values.

# 2 A<sup>2</sup>B Overview

The Automotive Audio Bus (A<sup>2</sup>B <sup>®</sup>) connects multichannel I<sup>2</sup>S synchronous PCM data over a distance of up to 15m between nodes. It also extends the synchronous, time-division multiplexed (TDM) nature of I<sup>2</sup>S to a system that connects multiple nodes, where each node can consume data, provide data, or both.

The transceivers support these A<sup>2</sup>B functions with a direct interface to general-purpose digital signal processors (DSPs), field programmable gate arrays (FPGAs), application specific integrated circuits (ASICs), microphones, analog-to-digital converters (ADCs), digital-to-analog converters (DACs), and codecs through a multichannel I<sup>2</sup>S/TDM interface. They also provide a PDM interface for direct connection of up to four PDM digital microphones. Enabling the A<sup>2</sup>B bus-powering (phantom powering) feature supplies voltage and current to the slave nodes over the same, daisy-chained, twisted pair wire cable as used for the communication link. The transceiver also fully supports I<sup>2</sup>C communication over the A<sup>2</sup>B link.

The transceivers have the following features.

- Line topology
  - Single master, multiple slave
  - Unshielded, single twisted pair wire (UTP) cable link between nodes (cable length is specified in the product data sheet)
- Communication over distance
  - Synchronous data
    - Multichannel I<sup>2</sup>S/TDM to I<sup>2</sup>S/TDM interface
    - Synchronous, phase-aligned clock in all nodes
    - Low-latency slave-to-slave communication
  - I<sup>2</sup>C to I<sup>2</sup>C control and status information
  - GPIO over distance
- Configurable with SigmaStudio<sup>TM</sup> graphical development tool
- Qualified for automotive applications

- Configurable as A<sup>2</sup>B bus master or slave
- I<sup>2</sup>C interface
- 8-bit to 32-bit multichannel I<sup>2</sup>S/TDM interface
  - I<sup>2</sup>S/TDM/PDM programmable data rate
  - Up to 32 channels (1 x TDM32 or 2 x TDM16), mapped to up to 32 upstream and 32 downstream A<sup>2</sup>B bus slots
- PDM inputs supporting up to 4 high-dynamic-range microphones
- Unique ID register for each transceiver
- Support for crossover or straight-through cabling
- Programmable settings to optimize EMC performance

# A<sup>2</sup>B Terminology

To make the best use of the A<sup>2</sup>B system, it is helpful to understand the following terms.

#### A-Side or A-Port

A<sup>2</sup>B transceiver interface that faces toward the master (toward the immediately upstream node).

#### **B-Side or B-Port**

A<sup>2</sup>B transceiver interface that faces toward the last-in-line slave (toward the immediately downstream next-in-line slave).

#### **Bus Link**

The A<sup>2</sup>B bus can consist of multiple daisy-chained slave nodes connected to a single master node. The physical connection between a master and slave 0, as well as all physical A<sup>2</sup>B connections between slaves, are called bus links. An unshielded twisted wire pair is typically used for each bus link.

#### **Data Channel**

A data channel carries the synchronous I<sup>2</sup>S/TDM data for a single sensor/actuator (for example, an ADC, a microphone, or a speaker). The I<sup>2</sup>S/TDM interface uses equally sized data channels, where the width of the data word is often smaller than the width of the I<sup>2</sup>S/TDM data channel. The I<sup>2</sup>S/TDM interface of the transceiver supports programmable data channel lengths of 16 or 32 bits.

#### **Data Slot**

A synchronous data word of a single sensor/actuator (for example, an ADC, a microphone, or a speaker), as mapped onto the A<sup>2</sup>B bus.

#### **Downstream**

Communication flow from the master node toward the slave nodes, terminating at the last-in-line slave.

#### Host

Processor that programs the master transceiver. The host is also the source for the synchronous clock on the  $A^2B$  bus. The clock signal (BCLK) is part of the  $I^2S/TDM$  interface between the host and master.

#### I<sup>2</sup> S/TDM

The inter IC sound (I<sup>2</sup>S) bus carries pulse code modulated (PCM) information between audio chips on a PCB. The I<sup>2</sup>S/TDM interface extends the I<sup>2</sup>S stereo (2-channel) content to multiple channels using time-division multiplexing (TDM).

#### **Local Power**

Slave nodes that do not operate on A<sup>2</sup>B bus power use local power, which is sourced by extra wires.

#### **LVDS**

Low voltage differential signaling.

#### **Master Node**

Originator of the clock (derived from the I<sup>2</sup>S input), downstream data, network control, and power. The master node is comprised of the host processor and an A<sup>2</sup>B master transceiver, which receives payloads from the host and sends payloads to the host.

#### **PDM**

Pulse Density Modulation (PDM) is used in sigma delta converters. PDM format represents an over-sampled 1-bit sigma delta ADC signal before decimation and is often used as the output format in digital microphones.

#### **Phantom Power**

Slave nodes can tap into the bias voltage on the  $A^2B$  bus link and use it as the sole power supply. Such  $A^2B$  buspowered slave nodes are considered to be "phantom-powered".

#### **PRBS**

Pseudo random binary sequence.

#### **Preamble**

Synchronization bits to signal the start of a control or response frame. The downstream control frame preamble is sent by the master for every superframe. Slave transceivers synchronize to the downstream control preamble and generate a local, phase-aligned master clock from it.

#### **Response Time**

Specifies the time a last node waits after the start of a superframe before the node responds with the Synchronization Response Frame (SRF). Response time is programmed in the master and all slaves closest to the master so that these nodes know when to expect the direction to switch from downstream to upstream.

#### Slave Node

Addressable network connection point. Slave nodes can be the source and/or destination of both downstream and upstream data slots. Every A<sup>2</sup>B slave node has an A<sup>2</sup>B slave transceiver.

#### Synchronization Control and Response Frames (SCF/SRF)

Control frame for nodes (control header) and response frame from nodes (response header). Headers include a preamble for synchronization and enable read and write access to all nodes.

#### Synchronous Data

Data streamed continuously (for example, audio signals) with a fixed time interval (selectable between 44.1 kHz or 48 kHz) between two successive transmissions to and from the same node.

#### Superframe

The overall frame structure for A<sup>2</sup>B. It starts with an SCF, includes optional data slots, and concludes with an SRF. Superframes repeat every 1024 bus clock cycles.

#### Upstream

Communication flow the last-in-line slave node to the master node.

# A<sup>2</sup>B Bus Details

The *Communication System Block Diagram* shows an A<sup>2</sup>B communications system, which is a single-master, multiple-slave system where the master transceiver is controlled by the host. The host generates a periodic synchronization

signal (SYNC) on the I<sup>2</sup>S/TDM interface at a fixed frequency (selectable between 44.1 kHz and 48 kHz), to which all A<sup>2</sup>B nodes synchronize. Communication over the A<sup>2</sup>B bus occurs in periodic superframes at this rate. Data is transferred at the A<sup>2</sup>B system bit clock (SYSBCLK) rate, which is 1024 times faster than the superframe rate (49.152 MHz for a frame rate of 48 kHz, 45.158 MHz for a frame rate of 44.1 kHz). Each superframe is divided into periods of downstream transmission, upstream transmission, and no transmission (where the bus is not driven).




Figure 2-1: Communication System Block Diagram

The  $A^2B$  Superframe figure shows a superframe with an initial period of downstream transmission and a later period of upstream transmission.




Figure 2-2: A<sup>2</sup>B Superframe

All signals on the A<sup>2</sup>B bus are line-coded, and the master node forwards the synchronization signal downstream to the last slave node in the form of a synchronization preamble. This preamble is followed by the control frame (SCF). Downstream, TDM synchronous data is added directly after the control frame. Every slave can use or consume some of the downstream data and add data for downstream nodes. The last slave node responds after the response time with a response frame (SRF). Upstream synchronous data is added by each node directly after the response frame. Each node can also use or consume upstream data. All synchronous data is organized into data slots of equal width, though the upstream and downstream slot widths can be different. For more details, see A<sup>2</sup>B Slot Format.

The embedded control and response frames allow the host to individually address each slave node over the  $A^2B$  bus. In a similar fashion, the host can also access remote peripheral devices that are connected to any discovered slave transceivers using  $I^2C$ - to- $I^2C$  communication over distance.

All nodes in an  $A^2B$  system are sampled synchronously in the same  $A^2B$  superframe. Synchronous  $I^2S/TDM$  downstream data from the master arrives at all slaves in the same  $A^2B$  superframe, and each node's upstream audio data arrives synchronously in the same  $I^2S/TDM$  frame at the master. The remaining audio phase differences between slaves can be compensated for by register-programmable fine adjustment of the SYNC pin signal delay using the  $A2B\_SYNCOFFSET$  register.

Because data is received and transmitted over the  $I^2S/TDM$  port every sample period, there is a delay incurred for data moving between the  $A^2B$  bus and the  $I^2S/TDM$  interfaces. The timing relationship between samples over the  $A^2B$  bus is shown in the  $A^2B$  Bus Synchronous Data Exchange figure.




Figure 2-3: A<sup>2</sup>B Bus Synchronous Data Exchange

Note in the  $A^2B$  Bus Synchronous Data Exchange figure, both downstream and upstream samples are named for the superframe where they enter the  $A^2B$  system, as follows:

- Data transmitted by the master node transceiver in superframe M creates downstream data M
- Data transmitted by the slave node transceivers in superframe N creates upstream data N
- Data received over the I<sup>2</sup>S/TDM interface by the A<sup>2</sup>B transceiver chip is transmitted over the A<sup>2</sup>B bus in the following superframe
- Data on the A<sup>2</sup>B bus is transmitted over the I<sup>2</sup>S/TDM interface of an A<sup>2</sup>B chip transceiver in the following superframe
- Data transmitted across the A<sup>2</sup>B bus (master to slave or slave to master) has two superframes of latency, plus any internal delay that has accumulated in the transceiver chips, as well as delays due to wire length. Therefore,

overall latency is slightly over two superframes from the  $I^2S/TDM$  interface in one  $A^2B$  transceiver chip to the  $I^2S/TDM$  interface of another  $A^2B$  transceiver chip.

# **Functional Description**

The  $A^2B$  transceiver connects multichannel  $I^2S$  (inter-IC sound) synchronous, pulse-code modulated (PCM) data over a distance between nodes (the cable length is specified in the product data sheet). It also extends the synchronous, time-division multiplexed nature of  $I^2S$  to a system that connects multiple nodes, where each node can consume data, provide data, or both.

The  $A^2B$  transceiver supports these  $A^2B$  functions with a direct interface to general-purpose DSPs, FPGAs, ASICs, microphones, ADCs, DACs, and codecs through a multichannel  $I^2S/TDM$  interface. The data over the  $A^2B$  bus link is manchester encoded. The transceiver also fully supports  $I^2C$  communication over the  $A^2B$  link. The  $A^2B$  transceiver can be used in either a slave node or in a master node. By default, the transceiver starts up as a slave transceiver but can be configured as a master transceiver if the host sets the  $A^2B$  CONTROL.MSTR bit.

The *Simplified A* $^2B$  *System with Four Nodes* figure shows a simple A $^2B$  system example. The host programs registers in each of the nodes to control the data traffic on the A $^2B$  bus. Microphone data from slave nodes 0 and 2 is delivered to the host, and speaker data for slave nodes 1 and 2 is delivered from the host to the DACs.




Figure 2-4: Simplified A<sup>2</sup>B System with Four Nodes

# **Architectural Concepts**

The following sections provide information that describes the hardware blocks, interfaces and interconnections.

# I<sup>2</sup>C Interface

The  $I^2C$  interface is used to directly access the transceiver register space from a locally connected host and to remotely exchange  $I^2C$  data over the  $A^2B$  bus between the master transceiver and any discovered slave node in the system. This protocol is referred to as  $I^2C$  over distance, where the exchanged  $I^2C$  data is embedded within the synchronization control frame (downstream, from the master to the targeted slave) and the synchronization response frame (upstream, from the targeted slave to the master).

The I<sup>2</sup>C interface in the transceiver is compatible with up to 5 V logic levels and has the following features:

• Slave only operation in an A<sup>2</sup>B master node

- Master, multi-master, or slave operation in an A<sup>2</sup>B slave node
- Operations at 100k or 400k bits/s rate, as configured by the A2B I2CCFG. DATARATE bit
- 7-bit addressing
- Clock stretching

**NOTE**: The A<sup>2</sup>B host on the master node must support I<sup>2</sup>C clock stretching in order to interface to the master transceiver.

A transceiver that is configured as a master recognizes two I<sup>2</sup>C device addresses:

- BASE\_ADDR for direct accesses via the I<sup>2</sup>C port to its register space
- BUS\_ADDR for remote access to slave node registers and slave node  $I^2C$  peripherals over the  $A^2B$  bus using the  $I^2C$  over distance protocol

The I<sup>2</sup>C BASE\_ADDR is set by the logic levels on the ADR2/IO2 and ADR1/IO1 pins at power-on reset, thus providing support for up to four master devices connecting to the same I<sup>2</sup>C bus. The LSB of the 7-bit device address determines whether an I<sup>2</sup>C data exchange uses the BASE\_ADDR (bit 1 = 0) to access the transceiver or BUS\_ADDR (bit 1 = 1) to access a bus node through a master-enabled transceiver, as described in the  $I^2C$  Address table.

Table 2-1: I<sup>2</sup>C Device Address

ADR2/IO2 Setting	ADR1/IO1 Setting	BASE_ADDR	BUS_ADDR
0	0	0x68	0x69
0	1	0x6A	0x6B
1	0	0x6C	0x6D
1	1	0x6E	0x6F

A transceiver that is configured as a slave does not recognize BUS\_ADDR. On slave transceivers, the  $I^2C$  interface allows for both  $I^2C$  master and slave behavior. It is the  $I^2C$  master when the transceiver receives a remote  $I^2C$  peripheral access request from the host through the  $A^2B$  bus. The slave transceiver functioning as the  $I^2C$  master then forwards the  $I^2C$  transaction to the  $I^2C$  slave address programmed in its  $A^2B_CHIP$  register. It is the  $I^2C$  slave when the transceiver registers (BASE\_ADDR) are accessed by a local external controller through the  $I^2C$  port.

**NOTE:** While a local external controller can program the register space of a slave transceiver, the A2B\_SWCTL, A2B\_RESPCYCS, A2B\_SLOTFMT, A2B\_DATCTL, A2B\_RAISE, and A2B\_GENERR registers must be written over the  $A^2B$  bus by the remote host. A write to any of these registers from the local  $I^2C$  port has no effect on the register.

The I<sup>2</sup>C interface on the transceiver allows register programming before PLL lock. Write 1 for action (W1A) bits (for example, A2B\_CONTROL.ENDDSC and A2B\_CONTROL.NEWSTRCT) have no effect prior to PLL lock since the protocol engine is still in reset.

**NOTE:** The A2B\_SWCTL, A2B\_SLOTFMT, A2B\_DATCTL, and A2B\_DISCVRY registers cannot be written in a master transceiver prior to PLL lock. Writes to these registers before PLL lock is established have no effect.

**CAUTION:** System software must be designed to avoid simultaneous writes to the same slave register from both the A<sup>2</sup>B host (through the A<sup>2</sup>B bus) and the local processor (through the I<sup>2</sup>C port). When write contention occurs, both writes complete, but the order in which they complete is unpredictable.

#### I<sup>2</sup>C Clock Stretching

The transceiver uses the I<sup>2</sup>C clock stretching feature to ensure that the I<sup>2</sup>C accesses have enough time to be processed. It is applied mainly for host I<sup>2</sup>C accesses to slave node transceivers and slave node I<sup>2</sup>C peripherals over the A<sup>2</sup>B bus. Clock stretching is initiated by the master in response to host I<sup>2</sup>C accesses at the following times:

- During write accesses before the acknowledge bit after each data byte
- During read accesses before the acknowledge bit following the read request
- During burst read/write accesses of more than one byte before the first bit of subsequent data bytes

Pulling the SCL signal low indicates to the host that the transceiver needs more time to process the request. Once the transceiver is ready to acknowledge the request, it lets the SCL signal go high so the host can gain back control of the SCL and proceed with the acknowledge (ACK) and the next byte.

**IMPORTANT:** It is mandatory that the host (I<sup>2</sup>C master) supports I<sup>2</sup>C clock stretching in an A<sup>2</sup>B system design.

When a peripheral in a slave node stretches the  $I^2C$  clock, the SCL signal is also stretched between the master transceiver and the host. If the SCL signal is not released by the peripheral within the time of 32 superframes, the master registers a timeout (A2B\_INTPND2.I2CERR = 1), releases the SCL, and ceases stretching of the host clock. This timeout ensures a slave peripheral cannot bring the  $I^2C$  interface of the host to a permanent halt.

#### Transceiver I<sup>2</sup>C Accesses

The LSB of the 7-bit device address determines whether an  $I^2C$  data exchange uses the BASE\_ADDR (bit 1 = 0) to access the transceiver or BUS\_ADDR (bit 1 = 1) to access a bus node through a master configured transceiver, as shown in the following table.

Table 2-2: I<sup>2</sup>C Device Addresses

Bit Number	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1 (LSB)	Bit 0 (R/W)
Start bit	1	1	0	1	ADR2/IO2	ADR1/IO1	0 = BASE	0 = write
							1 = BUS	1 = read

The A<sup>2</sup>B transceiver supports the following read and write operations:

- Single-word write operation the A<sup>2</sup>B master (I<sup>2</sup>C slave) issues an acknowledge by pulling SDA low during the ninth clock pulse, thus completing the access.
- Burst mode write sequence the transceiver automatically increments the register address pointer after each data byte, so sequential data registers can be written without reprogramming the address.
- Single-word read operation the first read/write (R/W) bit is 0, indicating a write operation. This is because the register address must still be written to set up the internal address. After the I<sup>2</sup>C slave acknowledges the receipt of the register address, the I<sup>2</sup>C master must issue a repeated start command, followed by the chip address byte with the R/W bit set to 1 (read). This causes the I<sup>2</sup>C data line SDA to reverse direction and begin driving data back to the I<sup>2</sup>C master. The I<sup>2</sup>C master then responds every ninth pulse with an acknowledge pulse to the slave.
- Burst mode read sequence the transceiver automatically increments the register address pointer after every read of a data byte, so sequential data registers can be read without reprogramming the address.

Data transfers over the I<sup>2</sup>C interface require the following steps:

- 1. A data transfer is initiated by a microcontroller that is connected to an A<sup>2</sup>B transceiver.
- 2. The microcontroller establishes a start condition (a high to low transition on SDA while SCL remains high), which indicates that an address/data stream follows.
- 3. In the next eight SCL cycles, the A<sup>2</sup>B transceiver receives a 7-bit address and the R/W bit from the host (MSB first).
- 4. The A<sup>2</sup>B transceiver recognizes the transmitted address and responds by pulling the data line low during the ninth clock pulse (acknowledge bit).

The R/W bit determines the direction of the data. When the LSB of the first byte is cleared (=0), the host writes information to the master. When the LSB of the first byte is set (=1), the host reads information from the master. Data transfers take place until a stop condition (when SDA transitions from low to high while SCL is held high) is encountered. The register address pointer auto increments to support burst mode I<sup>2</sup>C writes and burst mode I<sup>2</sup>C reads for both master and slaves.

The  $I^2C$  Formats figure shows the format of the following  $I^2C$  operations:

- Writes to BASE\_ADDR/BUS\_ADDR can contain one or more bytes of data. The first byte after the device address sets the register address in the device. The subsequent byte is written to the addressed register. Since the address pointer increments after each write, sequential registers can be written in a single transaction.
- Reads from BASE\_ADDR/BUS\_ADDR can contain one or more bytes of data. The device address with write
  indication is followed by the register address in the device and a repeated device address with a read access indication.

#### SINGLE WORD I2C WRITE FORMAT

	s	BASE ADDR/ BUS ADDR R/W=0	AS	REG ADDR BYTE	AS	DATA BYTE 1	AS	Р
--	---	------------------------------	----	------------------	----	-------------	----	---

#### BURST MODE I2C WRITE FORMAT

s	BASE ADDR/ BUS ADDR R/W=0	AS	REG ADDR	AS	DATA BYTE 1	AS	DATA	AS	DATA	AS	DATA BYTE 4	AS	 AS	Р
	BUS ADDR 1811 9		I BYTE I		BYTE 1		BYTE 2		BYTE 3		I BYTE 4			1

#### SINGLE WORD I<sup>2</sup>C READ FORMAT

S BASE ADDR/ BUS ADDR R/W=0	AS REG ADDR BYTE	AS S	S BASE ADDR/ R/W	=1 AS	DATA BYTE 1	AM	Р
--------------------------------	---------------------	------	------------------	-------	----------------	----	---

#### BURST MODE I2C READ FORMAT

s	BASE ADDR/ BUS ADDR R/W=0	AS	REG ADDR BYTE	AS	s	BASE ADDR/ BUS ADDR R/W=1	AS	DATA BYTE 1	АМ	DATA BYTE 2	АМ	 АМ	Р

S = START BIT P = STOP BIT

AM = ACKNOWLEDGE BY I<sup>2</sup>C MASTER

AS = ACKNOWLEDGE BY I<sup>2</sup>C SLAVE

Figure 2-5: I<sup>2</sup>C Formats

The first byte after the repeated device address contains the value of the register addressed. The first byte after the device address sets the register address in the device. It is followed by the repeated device address, but with read access indication. The subsequent bytes contain the values of the automatically incremented register addresses.

The  $I^2C$  Write Timing figure shows  $I^2C$  write timing.




Figure 2-6: I<sup>2</sup>C Write Timing

The  $I^2C$  Read Timing figure shows  $I^2C$  read timing.




Figure 2-7: I<sup>2</sup>C Read Timing

#### Transceiver I<sup>2</sup>C Access Latencies

When an  $I^2C$  access is made over distance to a remote transceiver via the  $A^2B$  bus, there are latencies incurred.  $A^2B$  bus latencies for different types of  $I^2C$  accesses are provided in the *Bus Latencies for I^2C Accesses* table.

Table 2-3: Bus Latencies for I<sup>2</sup>C Accesses (48 kHz Superframe Rate)

I <sup>2</sup> C Access Type	Estimated A <sup>2</sup> B Bus Latency (µs)
(Conditions)	
I <sup>2</sup> C write of N data bytes to slave transceiver registers	N × 22
(clock stretching enabled via master A2B_I2CCFG.EACK = 0)	
I <sup>2</sup> C read of N data bytes from slave transceiver registers	N × 22
(clock stretching enabled via master A2B_I2CCFG.EACK = 0)	
I <sup>2</sup> C write of N >1 data byte to slave transceiver registers	2
(clock stretching disabled via master A2B_I2CCFG.EACK = 1, host I <sup>2</sup> C using 400 kHz data rate)	
I <sup>2</sup> C write of N data bytes to slave transceiver registers	0
(clock stretching enabled via master A2B_I2CCFG.EACK= 1, host I <sup>2</sup> C using 100 kHz data rate)	

Table 2-3: Bus Latencies for I<sup>2</sup>C Accesses (48 kHz Superframe Rate) (Continued)

I <sup>2</sup> C Access Type	Estimated A <sup>2</sup> B Bus Latency (μs)			
(Conditions)				
I <sup>2</sup> C write of N data bytes to remote I <sup>2</sup> C peripheral	$((N-1) \times 113) + 213$			
(slave A2B_I2CCFG.DATARATE = 0 = 100 kHz)				
I <sup>2</sup> C write of N data bytes to remote I <sup>2</sup> C peripheral	$((N-1) \times 45) + 70$			
(slave A2B_I2CCFG.DATARATE = 1 = 400 kHz)				

For example, consider a case where a remote peripheral (connected to a slave node) register is being written. In the  $I^2C$  Access Latency figure, the  $I^2C$  access latency is marked with green arrows.




Figure 2-8: I<sup>2</sup>C Access Latency

**NOTE:** The latencies described in the *Bus Latencies for I*<sup>2</sup>*C Accesses* table are for accesses with no conflicts. If an I<sup>2</sup>C message doesn't get immediately acknowledged or is otherwise held off due to higher-priority events such as a GPIO interrupt, a line fault interrupt, an I<sup>2</sup>C issue (NACK), etc., the delay incurred before attempting to execute the message exchange is not included in the values provided in the table.

# Pulse-Density Modulation Interface (PDM)

Pulse-density modulation is used in sigma delta converters. The PDM format represents an over-sampled 1-bit sigma delta ADC signal before decimation and is often used as the output format in digital microphones.

The PDM block supports high dynamic range microphones with a high signal-to-noise ratio (SNR) and an extended maximum sound pressure level (SPL).

The enhanced PDM block of the transceiver supports a lower noise floor than the AD241x transceiver. This provides for an SNR greater than 120 dB. The PDM block on the transceiver supports 24 kHz and 12 kHz sample rates in addition to a 48 kHz sample rate with the same PDM clock rate (3.072 MHz at a 48 kHz frame rate). The cutoff frequency of the high pass filter in the PDM block on the transceiver is fixed to 1 Hz and is not programmable. The highpass filter is a first order IIR filter.

The transceiver is programmable for 1x, 1/2x, or 1/4x PDM sampling (48 kHz, 24 kHz, or 12 kHz typical) relative to the superframe rate (48 kHz typical). For 1/2x or 1/4x PDM sampling, synchronous data in an A<sup>2</sup>B slot is duplicated in order to match the superframe rate. Even lower PDM sampling rates are possible when the reduced rate feature of the transceiver is used in combination with this (for example, down to 375 Hz).

The PDM bit clock output frequency from the transceiver is 64x faster than the PDM audio sampling rate (typically, 3.072 MHz for 48 kHz PDM audio sampling).

Each PDM-enabled receive pin can receive up to two channels of audio data (stereo). One of the channels is associated with the rising edge of the clock and the other with the falling edge of the clock.

The PDM block is configured using the PDM control (A2B PDMCTL) register:

- When A2B\_PDMCTL.PDM0EN = 1, the DRX0/IO5 pin is enabled to receive PDM data, and the BCLK pin is an output, typically producing a 3.072 MHz clock for the TDM2 setting. In this mode, the DRX0/IO5 pin data is not passed to the I<sup>2</sup>S/TDM port. Similarly, the A2B\_PDMCTL.PDM1EN bit controls PDM data reception on the DRX1/IO6 pin.
- The A2B\_PDMCTL.PDMxSLOTS bits select whether the PDM signals on the DRX pins use one (mono) or two (stereo) channels.

#### PDM Sampling Edge of a Connected Microphone

The pulse-density modulation (PDM) interface allows PDM input from two microphones to be time-multiplexed on a single data line using a single clock.

A PDM microphone encodes data such that the left channel is valid on the falling edge of the clock (CLK) signal and the right channel is valid on the rising edge of the CLK signal. After the DATA signal is driven during the appropriate half phase of the CLK signal, the microphone output is tristated. As such, two microphones (one set to the left channel and the other set to the right channel) can share a single DATA line (see the *Stereo PDM Format* figure).



Figure 2-9: Stereo PDM Format

In the transceiver, the PDM block samples the microphone data on all 64 clock edges. The transceiver must be programmed to a TDM mode that produces 64 BCLKs per frame (either the default TDM2/32 or TDM4/16 mode). The TDM settings do not affect the PDM block.

In the transceiver, the data sampled on the rising edge of BCLK is always the first channel. If A2B\_PDMCTL.PDM0SLOTS = 1 or A2B\_PDMCTL.PDM1SLOTS = 1, the first slot is associated with the rising edges of BCLK, and the second slot is associated with the falling edges of BCLK.

For example, two microphones are connected to each of the DRX0/IO5 and DRX1/IO6 pins of a slave node with the PDM0 and PDM1 slots configured as 2-slot. In this case, the PDM block samples 64-bit data each frame, converts it to 24-bit PCM data, and drives the converted output as follows:

- Right microphone data is sampled on the DRX0 pin on rising clock edges and driven in the first\* transmit slot on the A<sup>2</sup>B bus.
- Left microphone data is sampled on the DRX0 pin on falling clock edges and driven in the second\* transmit slot on the A<sup>2</sup>B bus.
- Right microphone data is sampled on the DRX1pin on rising clock edges and driven in the third\* transmit slot on the A<sup>2</sup>B bus.
- Left microphone data is sampled on the DRX1 pin on falling clock edges and driven in the fourth\* transmit slot on the A<sup>2</sup>B bus.

Note that \* is the actual slot number, based on the system slot configuration.

**NOTE:** When using the default A2B\_PDMCTL2 settings, PDM pins are always sampled with rising edge data first; therefore, the A2B\_I2SCFG.RXBCLKINV and A2B\_I2SCFG.TXBCLKINV clock inversion settings are ignored when the transceiver is configured in PDM mode.

If using the default A2B\_PDMCTL2 settings and A2B\_PDMCTL.PDM0SLOTS = 0 or A2B\_PDMCTL.PDM1SLOTS = 0, only the right channel data is sampled on the PDM pin. If sampling only left channel data is desired, this can be supported by setting A2B\_PDMCTL.PDM0EN = A2B\_PDMCTL.PDM0SLOTS = A2B\_UPOFFSET = 1.

#### PDM Enhancements

The default PDM functionality is fully backward-compatible with previous transceiver generations; however, there are several additional features which make the PDM interface more flexible.

### **PDM Clocking Options**

The DRX0 and DRX1 input pins can be configured individually as PDM inputs. When the PDM interface is enabled on an  $A^2B$  slave node on one or both of the DRX pins, a PDMCLK signal running at  $64 \times f_{SYNCM}$  (3.072 MHz at 48 kHz  $f_{SYNCM}$ ) is required to clock the PDM device. The transceivers allow either the PDMCLK/IO7 or BCLK pin to produce the required PDMCLK. PDMCLK on IO7 can be enabled by setting the A2B PDMCTL2. PDMALTCLK bit.

If PDMCLK/IO7 is used instead of BCLK, the restriction limiting operating to TDM2/32 or TDM4/16 is removed. The BCLK frequency can be set to a different frequency using the I<sup>2</sup>S/TDM registers. In this case, PDMCLK/IO7 is used to capture PDM input on DRX0/DRX1.

BCLK and PDMCLK/IO7 can also be used concurrently to clock the PDM microphones at the same frequency and phase alignment, but with opposite polarity. This is accomplished by setting the A2B\_PDMCTL2.PDMALTCLK bit. Additionally, a register controls whether the rising edge data or falling edge data is sampled first:

- When A2B\_PDMCTL2.PDM0FFRST = 0 (default), the PDM0 data on DRX0 is sampled rising edge first.

  When A2B\_PDMCTL2.PDM0FFRST = 1, it is sampled falling edge first.
- When A2B\_PDMCTL2.PDM1FFRST = 0 (default), the PDM1 data on DRX1 is sampled rising edge first. When A2B\_PDMCTL2.PDM1FFRST = 1, it is sampled falling edge first.

**NOTE:** In a master node, BCLK is always an input; therefore, the clock output to PDM microphones connected to a master tranceiver typically comes from PDMCLK/IO7.

#### **PDM Data Routing Options**

The PDM interface can be used on master or slave transceivers. The PDM data received by the transceiver can then be sent to any node(s) on the A<sup>2</sup>B bus, sent out to the local I<sup>2</sup>S port, or both. This is done using the A<sup>2</sup>B\_PDMCTL2.PDMDEST field.

### Full-Duplex I<sup>2</sup>S With Four PDM Microphones

If both pins (DRX0 and DRX1) are used to receive PDM data, it is possible to change the function of DTX1 so that it acts as the alternate DRX1, enabling concurrent use of up to four PDM microphones and full-duplex I<sup>2</sup>S communications. This is accomplished by setting the A2B I2SGCFG.RXONDTX1 bit.

### I<sup>2</sup>S/TDM Interface

The I<sup>2</sup>S/TDM serial port operates in full-duplex mode, where both the transmitter and receiver operate simultaneously using the same critical timing bit clock (BCLK) and frame synchronization (SYNC) signals. A<sup>2</sup>B slave transceivers generate the timing signals on the BCLK and SYNC output pins with frequencies based on the settings in the I<sup>2</sup>S global configuration register (A2B\_I2SGCFG), the I<sup>2</sup>S rate register (A2B\_I2SRATE), and the I<sup>2</sup>S reduced rate register (A2B\_I2SRRATE). A<sup>2</sup>B master transceivers use the same BCLK and SYNC pins as inputs, which are driven by the host, thus providing the time base for the full A<sup>2</sup>B bus topology.

### Time Division Multiplexing (TDM) Protocol

TDM mode extends an I<sup>2</sup>S interface to more than a stereo 2-channel (TDM2) signal. When the transceiver is programmed in the A2B\_I2SCFG register to support a certain number of TDM channels, this number of TDM channels is available on each enabled I<sup>2</sup>S/TDM data pin (DTX0 and DTX1 or DRX0 and DRX1). TDM2, TDM4, TDM8, TDM12, TDM16, TDM20, TDM24, and TDM32 modes are supported.

For example, if TDM4 is selected and one transmit pin (DTX0) is enabled, there are four transmit data channels. If TDM4 is selected and both transmit pins (DTX1 and DTX0) are enabled, there are eight transmit data channels, shown in the *Data Channel Structure for TDM4 Setting* figure.

ONE PIN TDM4								
CHANNEL 0	CHANNEL 1	CHANNEL 2	CHANNEL 3					
TWO PIN TDM4 NON-INTERLEAVED								
CHANNEL 0	CHANNEL 1	CHANNEL 2	CHANNEL 3					
CHANNEL 4	CHANNEL 5	CHANNEL 6	CHANNEL 7					
TWO PIN TDM4 INTERLEAVED								
CHANNEL 0	CHANNEL 2	CHANNEL 4	CHANNEL 6					
CHANNEL 1	CHANNEL 3	CHANNEL 5	CHANNEL 7					
	CHANNEL 4  CHANNEL 0	CHANNEL 0 CHANNEL 1  TWO PIN TDM4 N  CHANNEL 0 CHANNEL 1  CHANNEL 4 CHANNEL 5  TWO PIN TDM4  CHANNEL 0 CHANNEL 2	TWO PIN TDM4 NON-INTERLEAVED CHANNEL 0 CHANNEL 1 CHANNEL 2  CHANNEL 4 CHANNEL 5 CHANNEL 6  TWO PIN TDM4 INTERLEAVED CHANNEL 0 CHANNEL 2 CHANNEL 4					

Figure 2-10: Data Channel Structure for TDM4 Setting (TDMMODE == 001)

The I<sup>2</sup>S/TDM serial port supports data channel widths of 16 bits or 32 bits to carry signals of varying word length. Data words are always represented in MSB first format. The BCLK signal frequencies for different TDM modes are shown in the I<sup>2</sup>S/TDM Clock Frequency Settings for 48 kHz Superframe Rates table.

Table 2-4: I<sup>2</sup>S/TDM Clock Frequency Settings for 48 kHz Superframe Rates

TDM Mode	16-bit TDM Channel Size	e	32-bit TDM Channel Size				
	Frequency (MHz)	Comments	Frequency (MHz)	Comments			
TDM2	1.536		3.072				
TDM4	3.072		6.144				
TDM8	6.144		12.288				
TDM12	9.216	No slave node support	18.432	No slave node support			
TDM16	12.288		24.576				
TDM20	15.36	No slave node support	30.72	No slave node support			
TDM24	18.432	No slave node support	36.864	No slave node support			
TDM32	24.576		49.152				

The DRX0 and DRX1 input pins can be configured individually as PDM inputs. When PDM is enabled on an  $A^2B$  slave node on one or both of the DRX pins, a PDM clock running at  $64 \times f_{SYNCM}$  (3.072 MHz at  $48 \text{ kHz} f_{SYNCM}$ ) is required to clock the PDM device. Either the PDMCLK/IO7 pin or the BCLK pin can produce the required PDM clock. The transceiver can simultaneously transmit TDM data over the DTX0 or DTX1 pin while receiving PDM streams. However, when BCLK is used as the PDM clock, only  $I^2S/TDM2$  and 32-bit channel widths or TDM4 with 16-bit channel widths are supported. Using PDMCLK/IO7 instead of BCLK to clock PDM devices

allows BCLK to be used for a variety of TDM modes. If both DRX0 and DRX1 are used to receive PDM data, it is possible to change the function of DTX1 such that it acts as an alternate DRX1. This enables the concurrent use of up to 4 PDM microphones and full duplex I<sup>2</sup>S communication.

If using only one pin (DRX0 or DRX1) for PDM, the other pin is available simultaneously for  $I^2S/TDM$  transfers.

#### **Mailboxes**

There are two virtual mailboxes, MBOX0 and MBOX1, that allow for inter-processor communication between the host and a slave node control processor.

**NOTE:** Throughout this section, all specific references to MBOX0 also apply to the MBOX1 instance.

The processor in a slave node can send a message over I<sup>2</sup>C to registers in the A<sup>2</sup>B slave transceiver. In the master node, the host processor is informed about the new message by an interrupt on the master transceiver's IRQ/IO0 pin and can read out the message from A<sup>2</sup>B slave transceiver registers over I<sup>2</sup>C using the BUS\_ADDR. If a mailbox message exchange is from the A<sup>2</sup>B master node to the A<sup>2</sup>B slave node, the host places a message in A<sup>2</sup>B slave transceiver registers over I<sup>2</sup>C using the BUS\_ADDR. In the slave node, the processor is informed of this new message by an interrupt on the slave transceiver's IRQ/IO0 pin and can directly read out the message over I<sup>2</sup>C from A<sup>2</sup>B slave transceiver registers after checking the A<sup>2</sup>B LINTTYPE register.

#### **Mailbox Programming and Operation**

The A2B\_MBOXOCTL register provides bit fields to enable the mailbox and control direction, message length, and interrupt capabilities.

By default, mailbox 0 is configured as a receive mailbox (written by the host, read by the slave node processor), and mailbox 1 is configured as a transmit mailbox (written by the slave node processor, read by the host). Manipulating the A2B\_MBOXOCTL.MB0DIR bit controls the direction of the mailbox.

Each mailbox can hold either 8-, 16-, 24-, or 32-bit messages, as configured in the A2B\_MBOXOCTL.MBOLEN field. The value in this field determines which of the four byte-wide A2B\_MBOXOBO through A2B\_MBOXOB3 registers to use for the data, where the first byte is always in the A2B\_MBOXOBO register, and the final byte is in the highest data register required to accommodate the programmed data length, as shown in the following table.

MBxLEN Field	Final Byte in Register
0b00	A2B_MBOX0B0
0b01	A2B_MBOX0B1
0b10	A2B_MBOX0B2
0b11	A2B_MBOX0B3

For an enabled receive mailbox (A2B\_MBOX0CTL.MB0EN = 1 and A2B\_MBOX0CTL.MB0DIR = 0), if the A2B\_MBOX0CTL.MB0FIEN bit is set, an interrupt to the slave node occurs after the final byte of the mailbox is written by the host and received by the  $A^2B$  slave transceiver. If the A2B\_MBOX0CTL.MB0EIEN bit is set, an

interrupt is propagated back upstream over the A<sup>2</sup>B bus to the host after the final byte of the mailbox is read by the local processor in the slave node.

For an enabled transmit mailbox (A2B\_MBOX0CTL.MB0EN = 1 and A2B\_MBOX0CTL.MB0DIR = 1), if the A2B\_MBOX0CTL.MB0FIEN bit is set, an interrupt to the host occurs after the final byte of the mailbox is written by the local processor in the slave node. If the A2B\_MBOX0CTL.MB0EIEN bit is set, an interrupt is propagated downstream over the  $A^2B$  bus to the slave node after the final byte of the mailbox is read by the host.

**CAUTION:** Dynamic reconfiguration of an enabled mailbox (A2B\_MBOX0CTL.MB0EN = 1) is forbidden. The host must first disable the mailbox (A2B\_MBOX0CTL.MB0EN = 0) and then re-enable it in two separate accesses if reconfiguration is required.

The A2B MBOXOSTAT register provides status information for the mailboxes:

- When a mailbox is filled, the A2B\_MBOXOSTAT.MB0FULL bit is set, and the A2B MBOXOSTAT.MB0EMPTY bit is cleared.
- When a mailbox is emptied, the A2B\_MBOX0STAT.MB0EMPTY bit is set, and the A2B\_MBOX0STAT.MB0FULL bit is cleared.
- The A2B\_MBOX0STAT.MB0EIRQ and A2B\_MBOX0STAT.MB0FIRQ bits are set when the mailbox signals an interrupt to the host or local processor, and the bits are cleared when the interrupt is processed by the host or local processor.

Multiple slave nodes can communicate to the master node through their TX mailboxes. In the master node, the A2B\_INTTYPE register contains information about the pending interrupt generated by any slave node, with the slave node indicated in the A2B\_INTSRC register.

When two slaves write to their mailboxes simultaneously, the master gets the interrupt indication from the slave that is closer to the master. Upon detecting the interrupt, the host extracts the interrupt information by reading the A<sup>2</sup>B master transceiver's interrupt type (A<sup>2</sup>B\_INTTYPE) and interrupt source (A<sup>2</sup>B\_INTSRC) registers to determine which interrupt occurred and which slave node generated it, respectively. Upon reading the A<sup>2</sup>B\_INTTYPE register, the interrupt request for that interrupt is cleared in the slave node identified by the value in the A<sup>2</sup>B\_INTSRC register. The IRQ/IO0 pin toggles to the deasserted state and then immediately back into the asserted state due to the still active interrupt from the other slave node, and the host can again read the master transceiver's A<sup>2</sup>B\_INTTYPE and A<sup>2</sup>B\_INTSRC registers to acknowledge the other slave node's mailbox interrupt.

#### Mailbox Latency

The mailbox transactions are made up of register reads and writes over the I<sup>2</sup>C bus. The interrupt request from a slave to the master is part of the SRF packet, so the latency on the slave to master mailbox can include an extra superframe waiting for this time.

The following figures show the system timing for the mailbox transactions in both directions. The light gray slots indicate the SCF field, and the dark gray slots indicate the SRF field.

As shown in the *Mailbox Latency (from Host to Slave)* figure, when the mailbox message is from the host to a slave processor, the host processor writes the mailbox data to the A<sup>2</sup>B slave node through the SCF field using a 2-byte burst write access to the master transceiver BUS\_ADDR device address. When the writes complete, the slave transceiver immediately generates the interrupt to its local node processor. As a result, the slave interrupt request (SLAVE IRQ) asserted on IRQ/IO0 aligns with the SCF field. Once this interrupt is asserted, the locally-connected processor can use the slave transceiver BASE\_ADDR device address to interrogate the A2B\_LINTTYPE register to determine that it is the mailbox full interrupt, after which it can then extract the data from the mailbox data registers using a 2-byte burst read. Once those transactions finish, the mailbox empty interrupt is generated at the master node (MASTER IRQ), aligned with the SRF field, and the host proceeds with reading the A2B\_INTTSRC and A2B\_INTTYPE registers of the master transceiver (using the master transceiver BASE\_ADDR device address) to determine that it is the mailbox empty interrupt originating with the indicated slave.




Figure 2-11: Mailbox Latency (from Host to Slave)

Similarly, as shown in the *Mailbox Latency (from Slave to Host)* figure, when the mailbox message is from a slave processor to the host, the slave node processor populates the mailbox data registers at any time by issuing writes to the registers using the slave transceiver BASE\_ADDR device address, and the interrupt indication to the master A<sup>2</sup>B node goes through the SRF field. As a result, the master mailbox full interrupt request (MASTER IRQ) asserted on IRQ/IO0 aligns with the SRF field. Once this interrupt is asserted, the host (using the master transceiver BASE\_ADDR device address) interrogates the A2B\_INTSRC and A2B\_INTTYPE registers to determine that it is the mailbox full interrupt originating with the indicated slave.




Figure 2-12: Mailbox Latency (from Slave to Host)

To subsequently extract the data from the mailbox of the slave transceiver, the host must first set the A2B\_NODEADR register to the slave node that generated the interrupt (using a master transceiver BASE\_ADDR write access), and then issue the BUS\_ADDR accesses to read the mailbox data byte registers of the slave transceiver (note the superframe spacing required for these reads to take place). Once the last byte is read by the host, the mailbox empty interrupt request of the slave node (SLAVE IRQ) gets asserted in the next SCF. Then, the slave node processor can use a slave transceiver BASE\_ADDR access to read the A2B\_LINTTYPE register and take action after identifying that it was the mailbox empty interrupt that occurred (for example, load the mailbox data registers again to restart the process).

# 3 A<sup>2</sup>B Operation and Configuration

The A<sup>2</sup>B bus is high-level programmable and can address many use cases. A<sup>2</sup>B systems are easy to configure, based on knowledge of the system, nodes, and peripherals. The exact system configuration can be gained by collecting information individually from each slave. As an example, the same A<sup>2</sup>B module can be supplied by different vendors, with each of the modules having unique register programming requirements. One module can use TDM4 as an audio interface, while another one uses TDM8. One module can provide two upstream channels, while another can provide three upstream channels, all with the host not having prior knowledge of how many nodes are connected.

**IMPORTANT:** Ensure that the register programming results in a valid system configuration.

Analog Devices provides free SigmaStudio<sup>TM</sup> (http://www.analog.com/SigmaStudio) tools featuring an intuitive graphical user interface to architect, configure, and set up the A<sup>2</sup>B bus. The tools also generate driver code for embedded software.

Linux and QNX software drivers also are available upon request.

# I<sup>2</sup>C Port Programming Concepts

Master-enabled transceiver registers are programmed directly by the A<sup>2</sup>B host via the I<sup>2</sup>C port using Direct I<sup>2</sup>C Register Accesses. Slave-enabled transceiver registers can also be programmed in this fashion by an I<sup>2</sup>C-connected controller on the slave node; however, A<sup>2</sup>B slave transceiver registers are typically programmed remotely by the A<sup>2</sup>B host through the master transceiver over the A<sup>2</sup>B bus using Remote Slave I<sup>2</sup>C Register Accesses . Further, if a slave transceiver is locally connected to an I<sup>2</sup>C slave device on the slave node, that connected I<sup>2</sup>C slave device can also be accessed remotely by the A<sup>2</sup>B host over the A<sup>2</sup>B bus using Remote Peripheral I<sup>2</sup>C Accesses. The *Programming Sequence for I<sup>2</sup>C Accesses* figure is a graphical representation of the programming sequences that are required when programming transceiver registers and accessing slave node I<sup>2</sup>C peripheral devices.




Figure 3-1: Programming Sequence for I<sup>2</sup>C Accesses

In the *Programming Sequence for I* $^2$ *C Accesses* figure:

- I2C ADDR is the master transceiver I<sup>2</sup>C device address:
  - Direct I<sup>2</sup>C Register Accesses to the master transceiver use BASE\_ADDR (I2C ADDR: BASE).
  - Remote Slave I<sup>2</sup>C Register Accesses to a slave transceiver and Remote Peripheral I<sup>2</sup>C Accesses to an I<sup>2</sup>C-connected peripheral on a slave node use BUS\_ADDR (I2C ADDR: BUS).

**NOTE**: See Transceiver I<sup>2</sup>C Accesses for more details regarding BASE\_ADDR and BUS\_ADDR.

- NODEADR is the master transceiver A2B NODEADR register:
  - NODE is the A2B NODEADR.NODE field.
  - PERI is the A2B NODEADR. PERI bit.
- CHIP is the A2B CHIP register:
  - Black text indicates the A2B CHIP register itself.
  - Blue text indicates the value of the A2B CHIP register.

# Direct I<sup>2</sup>C Register Accesses

The I<sup>2</sup>C port can be used to directly access the transceiver register space, whether the transceiver is configured as a master or as a slave:

- On the master node, the A<sup>2</sup>B host directly accesses the master transceiver register space using this method.
- On a slave node, a locally-connected I<sup>2</sup>C host directly accesses the slave transceiver register space using this method.

As shown in the *Master I*<sup>2</sup>*C Access* portion of the *Programming Sequence for I*<sup>2</sup>*C Accesses* figure, a master transceiver register access requires the I<sup>2</sup>C transfer from the host to consist of the master transceiver I<sup>2</sup>C device address (I2C ADDR: BASE = BASE\_ADDR), followed by the register address (ADDR), followed finally by the data associated with the master transceiver register (R/W Data). For further details, see Transceiver I<sup>2</sup>C Accesses.

**NOTE:** This *Master I*<sup>2</sup>*C Access* sequence is identical for an I<sup>2</sup>C-connected host on the slave node directly accessing a slave transceiver's register space.

# Remote Slave I<sup>2</sup>C Register Accesses

Though a locally-connected  $I^2C$  host on a slave node can directly program slave transceiver registers over the  $I^2C$  port,  $A^2B$  systems are typically fully configured by the  $A^2B$  host from the master node. As shown in the *Slave 0 I^2C Access* portion of the *Programming Sequence for I^2C Accesses* figure, the 2-step process consists of the  $A^2B$  host first directly configuring the master transceiver before using remote  $I^2C$  accesses to program a specific slave transceiver over the  $A^2B$  bus. The  $A^2B$  host must use the following programming sequence to access an  $A^2B$  slave transceiver register space remotely over the  $A^2B$  bus from the master node.

- 1. Use a Direct I<sup>2</sup>C Register Accesses to set the master transceiver A2B\_NODEADR. NODE field to the slave node ID to be accessed. Be sure the A2B\_NODEADR. PERI bit is set to 0 in this write so that subsequent bus accesses target the indicated slave transceiver register space rather than an I<sup>2</sup>C peripheral connected to the indicated slave.
  - ADDITIONAL INFORMATION: Setting the A2B\_NODEADR.NODE field to 0 means that subsequent bus accesses will target slave node 0. If this field were set to 1, subsequent bus accesses would target slave node 1. If the intent is to broadcast the write to all of the discovered nodes (master and slaves), be sure to also set the broadcast bit (A2B\_NODEADR.BRCST) in this write.
- 2. To access the slave transceiver register, the I<sup>2</sup>C transfer from the host consists of the master transceiver's bus address (I2C ADDR: BUS = BUS\_ADDR), followed by the slave transceiver register address (ADDR), followed finally by the data associated with the slave transceiver register (Data). For more details, see Transceiver I<sup>2</sup>C Accesses.

# Remote Peripheral I<sup>2</sup>C Accesses

The *Peripheral of Slave 1 I*<sup>2</sup>*C Access* portion of the *Programming Sequence for I*<sup>2</sup>*C Accesses* figure illustrates the sequence required for the  $A^2B$  host to access a peripheral connected to the  $I^2C$  port of a slave transceiver over the  $A^2B$  bus using remote peripheral  $I^2C$  accesses. The  $A^2B$  host must follow the below programming sequence to access an  $I^2C$  peripheral on an  $A^2B$  slave node (for example, a microphone or a DAC) over the  $A^2B$  bus.

- 1. Use a Direct I<sup>2</sup>C Register Accesses write access to set the master transceiver A2B\_NODEADR.NODE field to the slave node ID that is connected to the peripheral to be accessed. Be sure the A2B\_NODEADR.PERI bit is cleared in this write so that the subsequent bus access is to the targeted slave transceiver's register space, not to the slave peripheral itself.
  - ADDITIONAL INFORMATION: The A2B\_NODEADR. NODE field is set to 1 in this write so that subsequent bus accesses target slave node 1. If the intent is to broadcast the peripheral write to all of the discovered nodes (master and slaves), be sure to also set the A2B\_NODEADR.BRCST bit in this write. If the A2B\_CHIP register in the targeted slave transceiver is already set to the I<sup>2</sup>C address of the intended peripheral access, perform this write with the A2B\_NODEADR.PERI bit set (rather than cleared) and proceed directly to the final step.
- 2. Use a Remote Slave I<sup>2</sup>C Register Accesses write access to program the desired slave transceiver 's A2B\_CHIP register with the I<sup>2</sup>C device address of the peripheral connected to the slave.
- 3. Use a Direct I<sup>2</sup>C Register Accesses write access to set the master transceiver A2B\_NODEADR. PERI bit (while maintaining the content of the A2B\_NODEADR. NODE field) such that subsequent BUS\_ADDR accesses go to the desired slave node I<sup>2</sup>C peripheral.
- 4. To access the slave node peripheral, the I<sup>2</sup>C transfer from the host must consist of the master transceiver's BUS\_ADDR (I2C ADDR: BUS), followed by the address that the slave transceiver will use to access the slave node I<sup>2</sup>C peripheral (ADDR), followed finally by the data associated with the address (Data).

# System Bring-Up and Discovery

An A<sup>2</sup>B system is brought up by the A<sup>2</sup>B host. Once power is properly established, each node in the system must be discovered and configured in order, starting with the master node.

# **Reset and Operating States**

Loss of PLL lock resets all of the register information except A2B BMMCFG and A2B CONTROL.MSTR.

The *Transceiver State Diagram* figure shows transceiver state information that is important to understand when bringing up and running a complete A<sup>2</sup>B system.




Figure 3-2: Transceiver State Diagram

**NOTE:** As sustain mode is a slave-only feature, a master transceiver never enters the SUSTAIN state. A loss of PLL lock on a master transceiver results in a direct return to the POWER-UP state.

#### Transceiver Power-On and Reset

When the transceiver is initially being powered on, it is in the RESET state. When in RESET, all A<sup>2</sup>B system registers are held in reset, and no registers can be programmed until the transceiver advances to the POWER-UP RESET state, which is a function of power (VIN) applied to the transceiver.

An internal power-on reset circuit monitoring the state of the VIN power supply pin holds an internal power-on reset signal (PORST) asserted low until the  $V_{RSTN}$  specification is met, at which point  $\overline{PORST}$  is deasserted high to indicate that the transceiver is properly powered. The <u>transceiver</u> then transitions to the POWER-UP RESET state. After the transceiver enters POWER-UP RESET, the  $\overline{PORST}$  signal remains deasserted high <u>unless</u> the voltage sensed on the VIN power supply pin drops into its  $V_{RST}$  specification range, in which case  $\overline{PORST}$  is asserted low to bring the transceiver back to RESET.

# Master Bring-Up and Operation

Referring to the *Transceiver State Diagram* figure, the ADR1/IO1 and ADR2/IO2 pins are latched to determine the  $I^2C$  device address when the transceiver transitions to the POWER-UP RESET state, and the transceiver is  $I^2C$ -device accessible no more than 2.5 ms later. The  $A^2B$  host then sets the A2B\_CONTROL.MSTR bit in the transceiver before driving the SYNC pin (the input clock to a master-enabled transceiver's PLL) at the audio sampling rate of the system (selectable between 48 kHz or 44.1 kHz). The master transceiver locks its PLL to the received SYNC signal according to the PLL Lock Time ( $t_{PLK}$ ) specification.

**NOTE:** It is recommended that the host set a timeout in excess of the PLL Lock Time (t<sub>PLK</sub>) specification so that a non-responsive master transceiver can be detected by software.

Upon PLL lock, the master transceiver transitions to the NODE READY PLL LOCKED state, at which point it generates the MSTR\_RUNNING (0xFF) interrupt to the host (the IRQ/IO0 pin is driven high), as stored in the

interrupt type register (A2B\_INTTYPE), indicating the master transceiver is ready for programming via the I<sup>2</sup>C interface.

NOTE: Once the PLL is locked, writing the A2B CONTROL.MSTR bit has no effect.

If the master transceiver PLL becomes unlocked during bus operation, the transceiver goes back to POWER-UP, as the SUSTAIN state is a slave-only feature (SUSTAIN = 0). All of the registers return to their reset values except the A2B CONTROL register.

# Slave Bring-Up and Operation

Referring to the *Transceiver State Diagram*, the transceiver is in the POWER-UP RESET state once local or A<sup>2</sup>B bus power is established, and the ADR1/IO1 and ADR2/IO2 pins are latched to determine the I<sup>2</sup>C device address. The transceiver is by default a slave and is ready to be discovered and programmed 2.5 ms after entering POWER-UP RESET.

**NOTE:** The BCLK and SYNC outputs are three-stated in the POWER-UP RESET state.

While in the POWER-UP RESET state, a subset of the slave transceiver register space can be configured through the I<sup>2</sup>C port by a locally-connected host using Direct I<sup>2</sup>C Register Accesses. These registers include:

	<u></u>	
A2B_BMMCFG	A2B_CHIP	A2B_BCDNSLOTS
A2B_LDNSLOTS	A2B_LUPSLOTS	A2B_DNSLOTS
A2B_UPSLOTS	A2B_INTMSK0	A2B_INTMSK1
A2B_BECCTL	A2B_TESTMODE	A2B_I2CCFG
A2B_SYNCOFFSET	A2B_PDMCTL	A2B_ERRMGMT
A2B_GPIODAT	A2B_GPIOOEN	A2B_GPIOIEN
A2B_PINTEN	A2B_PINTINV	A2B_PINCFG
A2B_I2SRATE	A2B_I2SRRCTL	A2B_I2SRRSOFFS
A2B_CLK1CFG	A2B_CLK2CFG	A2B_UPMASK0 - A2B_UPMASK3
A2B_UPOFFSET	A2B_DNMASK0 - A2B_DNMASK3	A2B_DNOFFSET
A2B_GPIODEN	A2B_GPIOD0MSK - A2B_GPIOD7MSK	A2B_GPIODINV
A2B_MBOX0CTL - A2B_MBOX1CTL	A2B_I2STEST	A2B_I2SRATE
A2B_I2SGCFG	A2B_I2SCFG	

Even though these registers can be written in the POWER-UP RESET state, programmed values do not take effect until the transceiver advances to the NODE READY PLL LOCKED state, with the exception of the slot registers (A2B\_BCDNSLOTS, A2B\_LDNSLOTS, A2B\_LUPSLOTS, A2B\_DNSLOTS, A2B\_UPSLOTS, A2B\_UPMASK0 through A2B\_UPMASK3, and A2B\_DNMASK0 through A2B\_DNMASK3). Values programmed to the listed slot registers do not take effect until the master transceiver A2B\_DATCTL register is programmed and the new structure is subsequently applied (A2B\_CONTROL.NEWSTRCT = 1).

In the POWER-UP RESET state, a slave transceiver awaits synchronization control frames (SCFs) coming from the master, which is initiated when the host initiates the discovery process for that particular  $A^2B$  system slave by setting the master transceiver's  $A2B_DISCVRY$  register to the response time for the targeted slave. When this write occurs, the master initiates discovery by sending discovery frames with the response time value embedded in the SCF. The slave being discovered then extracts the information to set its response time ( $A2B_RESPCYCS$ ). These discovery frames provide the input clock to the slave transceiver, which the slave transceiver locks its PLL to in accordance with the PLL Lock Time ( $t_{PLK}$ ) specification. Once the slave transceiver PLL is locked, it is in the NODE READY PLL LOCKED state and starts generating synchronization response frames (SRFs) to upstream nodes, which causes the master transceiver to generate the DSCDONE interrupt ( $A2B_INTTYPE = 0x18$ ) indicating that the slave transceiver is ready for programming over the  $A^2B$  bus using Remote Slave  $I^2C$  Register Accesses .

ATTENTION: When simultaneous writes to the same register are attempted from both the A<sup>2</sup>B bus (using Remote Slave I<sup>2</sup>C Register Accesses) and the I<sup>2</sup>C port (using Direct I<sup>2</sup>C Register Accesses), the order in which these I<sup>2</sup>C accesses occur cannot be predicted. Therefore, special care must be taken when I<sup>2</sup>C transactions are also coming from both sources.

TIP: If local node programming (using Direct I<sup>2</sup>C Register Accesses) is desired in the application, this potential contention can be avoided by using a mailbox handshake with the master node such that the host writes one of the slave's mailboxes when it is ready to begin making register accesses and then waits for the slave to read that mailbox as an indication that its initialization sequence is complete. See Mailboxes for more information.

In the NODE READY PLL LOCKED state, the BCLK and SYNC output are driven low until any I2S/TDM/PDM port data pin is enabled in the slave transceiver's A2B\_PDMCTL (for PDM mode) or A2B\_I2SCFG (for I<sup>2</sup>S/TDM modes) registers.

If the slave transceiver PLL becomes unlocked during bus operation, it goes back to the POWER-UP state if the clock sustain feature is disabled (A2B\_SUSCFG.SUSDIS = 1, denoted in the *Transceiver State Diagram* figure as SUSTAIN = 0). Once back in the RESET state, the master can issue another discovery sequence.

## **Clock Sustain Functionality**

By default (and denoted in the *Transceiver State Diagram* figure as SUSTAIN = 1), the slave transceiver has a clock sustain feature to power down slave nodes with processors and DACs, where audio signals of locally powered slave nodes are gracefully muted. When the bus loses communication and a reliable clock cannot be recovered by the slave transceiver (PLL UNLOCK in the *Transceiver State Diagram* figure), the slave transceiver enters the SUSTAIN state, provided the clock sustain feature has not been disabled (A2B\_SUSCFG.SUSDIS = 1). Upon entering the SUSTAIN state, the transceiver:

- Runs at the current clock frequency for 1024 SYNC periods
  - I<sup>2</sup>S/TDM ports continue running
  - · Signals SUSTAIN state on a GPIO, if enabled
  - PLL relock is not attempted while in the SUSTAIN state

- Resets and re-enters the POWER-UP RESET state
- Transitions to the NODE READY PLL LOCKED state if stable SCF discovery frames are present

If the sustain GPIO output enable (A2B\_SUSCFG.SUSOE) bit is set, the sustain signal from the PLL is driven high on the GPIO pin selected by the A2B\_SUSCFG.SUSSEL bit field while the transceiver is in the SUSTAIN state. This feature has a higher priority than other GPIO outputs, but a lower priority than function outputs on the pins. For example, if clock output 1 is enabled (A2B\_CLK1CFG.CLK1EN = 1), the ADR1/IO1 pin is driven as a clock output. Setting the A2B\_SUSCFG.SUSOE bit and configuring the sustain output on the ADR1/IO1 pin (A2B\_SUSCFG.SUSSEL = 1) does not override this behavior.

The sustain signal from the PLL goes high near the beginning of a superframe. Once the sustain signal is high, decaying data values are produced on the DTX0/IO3 and DTX1/IO4 pins, starting on the following I<sup>2</sup>S/TDM frame.

The data in the TX frame buffer (see Managing  $A^2B$  System Data Flow), as received from the  $A^2B$  bus, contains a 32-bit value that is output to either or both of the  $I^2S$  DTX0/DTX1 data pins. Negative values gradually attenuate to 0, while positive values gradually attenuate to -109 dB (0x00001F00) on the enabled data pins.

## **Node Discovery and Initialization**

This section provides information regarding simple node discovery and initialization for an A<sup>2</sup>B bus system. Modified, optimized, and advanced discovery flows are described in Appendix A: Additional Discovery Flow Examples of this manual. Any of these software flow diagrams can be used as a guideline for discovery and initialization.

# Simple Discovery Flow

All slave nodes are discovered sequentially from slave 0 to the last available slave in the system with the software flow shown in the *Simple Discovery Flow* figure. In this figure, the stages show commands as issued over the I<sup>2</sup>C interface between the host and the master-enabled transceiver. Write commands are identified as "wr" and read commands are identified as "rd" along with the REGISTER\_NAME being accessed. The "M" indicates an access to the BASE\_ADDR, and the "S" indicates an access to the BUS\_ADDR.




Figure 3-3: Simple Discovery Flow

**NOTE:** In the *Simple Discovery Flow* figure, setting the A2B\_SWCTL.ENSW bit in the master node or in any slave node causes it to begin sending SCFs downstream to the next connected slave, thus allowing that next slave transceiver to begin locking its PLL before the master node initiates discovery frames targeting it.

Use the following guidelines for the reverse-wire feature A2B\_CONTROL.XCVRBINV (Invert Data to/from LVDS XCVR B):

- 1. In the master node, set the A2B\_CONTROL.XCVRBINV bit prior to writing to the A2B\_SWCTL.ENSW bit. Be careful to avoid inadvertently clearing the A2B\_CONTROL.XCVRBINV bit when writing to the A2B\_CONTROL register for other purposes, such as writing to the A2B\_CONTROL.NEWSTRCT bit.
- 2. In any slave node, the A2B\_CONTROL.XCVRBINV bit must be set before writing to the A2B\_SWCTL.ENSW bit.

Once all of the slave nodes are discovered, initialize the nodes for synchronous data exchange. The example flow diagram starts initialization with the last node and finishes with the master.

The discovery finishes quickly, providing earlier access to all nodes and their I<sup>2</sup>C peripherals before the initialization for synchronous audio, which takes extra time to finish.

There is no further need for bus management after all of the nodes are discovered and programmed. Interrupt service routines can be used to react to special interrupt request (IRQ) events (for example, from an IO pin). Alternatively, the A2B INTTYPE register can be polled to monitor interrupt events.

The Optimized Discovery Flow and Advanced Discovery Flow sections illustrate how to perform auto-configuration.

### **Response Cycles**

The A2B\_RESPCYCS register sets the relative time from the start of a synchronization control frame (SCF) to the moment the last slave responds with a synchronization response frame (SRF). The register setting indicates to earlier nodes when to expect the response from the last slave. If the last node does not respond, the previous node that is next to the presumed last node does respond.

Control




Figure 3-4: Synchronous Data Enabled

Contro

POINT 1

The response cycle values for the transceivers are discussed in Appendix B: Response Cycle Formula as a function of the following parameters:

- Number of slave nodes
- Number of downstream slots
- Downstream slot size
- Number of upstream slots
- Upstream slot size
- Master I<sup>2</sup>S/TDM channel configuration

**NOTE:** The master transceiver response cycle values are calculated using the above parameters in the response cycle calculator spreadsheet or in SigmaStudio software. For more information, contact your local Analog Devices representative.

### Slave Node Response Cycles

The *Slave Node Response Cycle* figure shows the relative timing between SCFs and SRFs on the A and B XCVR ports of a slave node. A slave node generates the SRF approximately ((4 \* A2B\_RESPCYCS) + 7) bits after the SCF

starts on the A XCVR. For example, when A2B\_RESPCYCS= 128 (0 $\times$ 80), the slave node generates the SRF beginning at the 519th ((4 \* 128) + 7 = 519) bit.




Figure 3-5: Slave Node Response Cycle

As shown in the *Slave Node Response Cycle* figure, there are transceiver delays (TD) incurred to pass the superframe from one side of the transceiver to the other. For the downstream portion of the superframe, there is a delay  $(TD_{DOWN})$  of seven ( $\pm$  2) bits incurred when going from the A-side to the B-side of the transceiver. Conversely, there is a delay  $(TD_{UP})$  of nine ( $\pm$  2) bits going from the B-side to the A-side during the upstream portion of the same superframe. These delays are summarized for the supported frame rates in the *Transceiver Delays* table, as governed by the equation:

Delay Range = Nominal Latency Range / (SYNC Rate \* 1024)

Table 3-1: Transceiver Delays

Time Delay (Direction)	SYNC Rate (kHz)	Nominal Latency Range (SYSBCLK)	Delay Range (ns)
TD <sub>DOWN</sub> (A-Side to B-Side Downstream)	44.1	7 ± 2	110.7 - 199.3
TD <sub>DOWN</sub> (A-Side to B-Side Downstream)	48.0	7 ± 2	101.7 - 183.1
TD <sub>UP</sub> (B-Side to A-Side Upstream)	44.1	9 ± 2	155.0 - 243.6
TD <sub>UP</sub> (B-Side to A-Side Upstream)	48.0	9 ± 2	142.4 - 223.8

In addition to these transceiver delays, cable delays (CD) between nodes also change the relative timing between when the SCF is received in the downstream potion of the superframe and when the complementary SRF returns to that point during the upstream portion of the same superframe. There is a 5-bit time window (expected bit time ±

2) in which the SRF is correctly received on the B-side and passed to the A-side of a slave node. An SRF outside of this window is still detected, and the expected response time is gradually (and automatically) adjusted by the transceiver during discovery to compensate for mismatches, with an adjustment range of -4 bit times to +15 bit times to span the cable length specifications. As such, the A2B\_RESPCYCS formula works for all supported cable lengths. If the cable length is known during the system design phase, this recommendation can be applied for all discovery flows. If the cable lengths are unknown, the default response cycles calculation (assuming 4m cable length) is adequate. Although some errors can be observed during discovery (CRCERR, SRFERR, or SRFCRCERR) when longer cables are used, the system runs cleanly after discovery completes due to this automatic adjustment capability.

The automatic response cycle adjustment performed during discovery works as follows:

- 1. The host programs the master to expect the SRF at the 519th bit of the superframe by setting A2B RESPCYCS =  $128 (0 \times 80)$ , as detailed above ((4 \* 128) + 7 = 519).
- 2. The master node initiates discovery of slave 0 when the host writes 0x80 to its A2B\_DISCVRY register. When slave 0 starts sending SRFs, the master adjusts its response time to align with slave 0.
  - Short cable lengths (up to 20cm) do not impact the master node's ability to receive the SRF at the 519th bit of the superframe.
  - Longer cable lengths, however, introduce a physical cable delay (CD) on the order of 5ns/m to the time at which the SRF is captured at the receiving node. For example, a 10m cable between the master node and the slave 0 node delays the SRF reception time at the master node by 100ns (50ns downstream CD plus 50ns upstream CD). This 100ns total CD equates to five A<sup>2</sup>B bits, thus causing the master node in this case to adjust its response cycles to expect the SRF at the 524th (± 2) bit of the superframe.
- 3. The master node initiates discovery of slave 1 when the host writes 0x7C to the A2B\_DISCVRY register. When slave 1 starts sending SRFs, slave 0 adjusts its response time to align with slave 1, which causes the SRFs from slave 0 to be delayed, thus adding further delay to the time at which the SRF reaches the master node.
  - The master node receives the SRF as a function of the CD between the master node and slave 0 and the CD between slave 0 and slave 1. Continuing with the above example, a second 10m cable between slave 0 and slave 1 delays the SRF reception time at the master node by an additional five bits, thus causing the master node to adjust its response cycles to expect the SRF at the 529th (± 2) bit of the superframe.

The *SRF Response* figure illustrates how cable and transceiver delays affect the SRF response. In this case, the SRF miss error is not observed because the response cycles are adjusted during the discovery phase.




Figure 3-6: SRF Response

#### In this example:

- Slave 1 is the last-in-line slave node, which is responsible for initiating the SRF to commence the upstream portion of the superframe. When programmed with A2B\_RESPCYCS =  $124 (0 \times 7C)$ , slave 1 is configured to generate the SRF at the 503rd bit of the superframe ((4 \* 124) + 7 = 503).
- From the perspective of the upstream slave 0, the total delay between the SCF arriving to the slave 0 A-side transceiver during the downstream portion of the superframe and the corresponding SRF appearing there during the upstream portion of the same superframe is 430ns (21 bits), comprised of:
  - the downstream transceiver delay of slave 0 ( $TD_{DOWN} = 150 \text{ns}$ ),
  - the downstream cable delay between slave 0 and slave 1 (CD = 5ns/m x 10m = 50ns),
  - the upstream cable delay between slave 1 and slave 0 (CD = 5ns/m x 10m = 50ns), and
  - the upstream transceiver delay of slave 0 ( $TD_{IJP} = 180$ ns)

Therefore, the number of bits between SCF arrival to the slave 0 A-side transceiver and the corresponding SRF being generated there is calculated to be 503 + 21 = 524 bits for a 10m cable length between the slave 0 node and the slave 1 node.

- From the perspective of the master node, the total delay between generating the SCF and the corresponding SRF appearing during the upstream portion of the same superframe is 100ns (5 bits), which is comprised of:
  - the downstream cable delay between the master and slave 0 (CD = 5 ns/m x 10 m = 50 ns) and
  - the upstream cable delay between slave 0 and the master (CD =  $5 \text{ns/m} \times 10 \text{m} = 50 \text{ns}$ )

Therefore, the number of bits between SCF field generation and the corresponding SRF being received is calculated to be 524 + 5 = 529 bits.

# Managing A<sup>2</sup>B System Data Flow

Each master and slave transceiver in a full A<sup>2</sup>B system must be properly configured for the desired slot management scheme and format for both upstream and downstream traffic on the A<sup>2</sup>B bus between any two transceivers.

Each transceiver features two internal frame buffers:

- TX frame buffer populated by the A<sup>2</sup>B bus and outputs to the DTX0 and/or DTX1 pins
- RX frame buffer populated by the DRX0 and/or DRX1 input pins and outputs to the A<sup>2</sup>B bus

These frame buffers are populated and drained during each superframe, with the downstream slot content occupying the lower-order locations of the buffer and the upstream slot content in the higher-order locations. The frame buffers are 32 locations deep and 32-bits wide because any given transceiver can occupy up to 32 slots on the A<sup>2</sup>B bus and supports up to 32-bit data.

**ATTENTION:** If a transceiver is configured to receive more than 32 combined downstream and upstream slots from the A<sup>2</sup>B bus, the extra data associated with the upstream slots that cannot be accommodated by the frame buffer is dropped.

The TX frame buffer is populated by the A<sup>2</sup>B bus. The number of enabled downstream slots and specific slot masks determine which downstream slots are stored to the TX frame buffer during the downstream portion of the superframe. Similarly, the number of upstream data slots and specific slot masks determine which upstream slots are subsequently stored to the TX frame buffer after the downstream data. This combined buffer of data is then presented to the enabled DTXn data pins as a function of the number of transmit data pins enabled and whether or not interleaving is enabled.

The RX frame buffer is populated by the I<sup>2</sup>S/TDM port over the enabled DRXn data pins. The number of enabled receive pins and whether or not interleaving is turned on determine how data is placed into the RX frame buffer. Once the buffer is populated, the number of enabled downstream slots and specific slot masks determine which downstream slots are populated by the RX frame buffer during the downstream portion of the superframe. Similarly, the number of upstream data slots and specific slot masks determine which upstream slots are subsequently populated by the RX frame buffer after the downstream data has been sent.

## Definition of dnmaskrx and upmaskrx

The dnmaskrx value is determined from the value of the A2B\_DNMASK0 through A2B\_DNMASK3 registers.

```
if (DNMASK3.RXDNSLOT31==1) dnmaskrx = 32;
else if (DNMASK3.RXDNSLOT30==1) dnmaskrx = 31;
else if (DNMASK3.RXDNSLOT29==1) dnmaskrx = 30;
. . .
else if (DNMASK0.RXDNSLOT02==1) dnmaskrx = 3;
else if (DNMASK0.RXDNSLOT01==1) dnmaskrx = 2;
```

```
else if (DNMASK0.RXDNSLOT00==1) dnmaskrx = 1;
else dnmaskrx = 0;
```

The upmaskrx value is determined from the value of the A2B UPMASK0 through A2B UPMASK3 registers

```
if (UPMASK3.RXUPSLOT31==1) upmaskrx = 32;
else if (UPMASK3.RXUPSLOT30==1) upmaskrx = 31;
else if (UPMASK3.RXUPSLOT29==1) upmaskrx = 30;
...
else if (UPMASK0.RXUPSLOT02==1) upmaskrx = 3;
else if (UPMASK0.RXUPSLOT01==1) upmaskrx = 2;
else if (UPMASK0.RXUPSLOT00==1) upmaskrx = 1;
else upmaskrx = 0;
```

## A<sup>2</sup>B Slot Format

The normal (default) format of both upstream and downstream data slots is the data followed by a single parity bit. However, alternate formats supporting floating-point compression or ECC protection are also available. Both the size and the format of upstream and downstream data slots are configured using the A2B\_SLOTFMT register. The *Slot Format* table summarizes the possible data formats configured by the A2B\_SLOTFMT.DNFMT, A2B\_SLOTFMT.DNFMT, and A2B\_SLOTFMT.UPSIZE bits. In the *Slot Format* table, the FMT column is the A2B\_SLOTFMT.DNFMT bit or the A2B\_SLOTFMT.UPFMT bit, and the SIZE column is the 3-bit A2B\_SLOTFMT.DNSIZE or A2B\_SLOTFMT.UPSIZE field, depending on whether it is the downstream or upstream (respectively) slot format that is being configured.

Table 3-2: Slot Format

FMT	SIZE	A <sup>2</sup> B Slot Size	Compression	Protection	Data Width	A <sup>2</sup> B Bus Bits
0	0Ь000	8-bit	None	Parity	8-bit	9
0	0b001	12-bit	None	Parity	12-bit	13
0	0b010	16-bit	None	Parity	16-bit	17
0	0b011	20-bit	None	Parity	20-bit	21
0	0b100	24-bit	None	Parity	24-bit	25
0	0b101	28-bit	None	Parity	28-bit	29
0	0b110	32-bit	None	Parity	32-bit	33
0	0b111	RESERVED	•			·
1	0Ь000	RESERVED				
1	0b001	12-bit	FP	Parity	16-bit	13
1	0b010	16-bit	FP	FP Parity		17
1	0b011	20-bit	FP Parity		24-bit	21
1	0b100	24-bit	None	ECC	24-bit	30

Table 3-2: Slot Format (Continued)

FMT	SIZE	A <sup>2</sup> B Slot Size	Compression	Protection	Data Width	A <sup>2</sup> B Bus Bits
1	0b101	RESERVED				
1	0b110	32-bit	None	ECC	32-bit	39
1	0b111	RESERVED				

NOTE: In the *Slot Format* table, the I<sup>2</sup>S/TDM Data Width column indicates the width of the actual data being exchanged over the I2S/TDM/PDM port in MSB-first format. Use cases for data widths in this column from 8 to 16 bits can optionally set the A2B\_I2SGCFG.TDMSS bit to utilize 16-bit TDM channel data width over the I2S/TDM/PDM port. Data widths from 20-32 bits require the A2B\_I2SGCFG.TDMSS bit to be cleared (32-bit TDM channel data width). See I<sup>2</sup>S/TDM Port Programming Concepts for more details.

#### **ECC Protection**

The transceiver provides support for both 24- and 32-bit data with ECC protection for the A<sup>2</sup>B bus data slots.

**NOTE:** As shown in the *Slot Format* table, there are six ECC bits for 24-bit data and seven ECC bits for 32-bit data.

ECC protection is useful in an environment where strong noise interferences (shorter than the superframe) are present, which otherwise can generate bit errors. ECC can be used in addition to the audio data error correction (repeat of last known good data), but it may only be used for non-audio data because it requires extra bus bandwidth.

### Floating-Point Data Compression

The  $A^2B$  protocol engine provides optional floating-point data compression/decompression so that less bandwidth is used on the  $A^2B$  bus for a given data size (with better quality than the immediately lower data size). This compression can be used for  $A^2B$  data sizes of 12, 16, and 20 bits, corresponding to the  $I^2S$  data width. The compression encodes the number of leading sign bits in the source data as a 3-bit field and concatenates the sign bit itself, followed by N-4 bits of data (where N is the  $A^2B$  data size). An example of 16-bit to 12-bit compression is shown in the 16-Bit to 12-Bit Compression Example table. In the table, S is the sign bit and S is the inverse of the sign bit.

Table 3-3: 16-Bit to 12-Bit Compression Example

16-	6-Bit Data												>	12-Bit FP Data														
s	~s	Х	Х	Х	х	х	х	х	Х	Y	y	y	y	Y	Y	>	0	0	0	s	Х	Х	Х	Х	Х	Х	Х	Х
s	s	~s	х	х	х	х	х	х	Х	Х	y	Y	y	y	y	>	0	0	1	s	Х	Х	Х	х	Х	Х	Х	х
s	s	s	~s	х	х	х	х	х	Х	Х	Х	y	y	y	y	>	0	1	0	s	Х	Х	Х	Х	Х	Х	Х	х
s	s	s	s	~s	х	х	х	х	х	х	х	х	y	y	y	>	0	1	1	s	х	Х	х	х	Х	х	х	х

Table 3-3: 16-Bit to 12-Bit Compression Example (Continued)

16	16-Bit Data											> 12-Bit FP Data																
s	s	s	s	s	~s	Х	Х	Х	Х	Х	Х	Х	Х	y	y	>	1	0	0	s	Х	Х	Х	Х	Х	Х	Х	х
s	s	s	s	s	s	~s	Х	х	Х	х	Х	Х	Х	Х	y	>	1	0	1	s	Х	Х	Х	Х	Х	Х	Х	х
s	s	s	s	s	s	s	~s	Х	Х	Х	Х	Х	Х	Х	Х	>	1	1	0	s	Х	Х	Х	Х	Х	Х	Х	х
s	s	s	s	s	s	s	s	~s	Х	х	Х	Х	Х	Х	Х	>	1	1	1	s	Х	Х	Х	Х	Х	Х	Х	х

Data decompression reverses the process. The LSB of the compressed data ( **L** in the *12-Bit to 16-Bit Data Decom*pression Example table) is used to generate any remaining LSBs of the decompressed data that are not stored in the compressed format.

Table 3-4: Example of Data Decompression: 12 Bit to 16 Bit

12-	Bit	it FP Data										> 16-Bit Decompressed Data																
0	0	0	s	Х	Х	Х	Х	Х	Х	Х	L	>	s	~s	Х	Х	Х	Х	Х	Х	Х	L	L	L	L	L	L	L
0	0	1	s	Х	Х	Х	Х	Х	Х	Х	L	>	s	s	~s	Х	Х	Х	Х	Х	Х	Х	L	L	L	L	L	L
0	1	0	s	Х	Х	Х	Х	Х	Х	Х	L	>	s	s	s	~s	Х	Х	Х	Х	Х	Х	Х	L	L	L	L	L
0	1	1	s	Х	Х	Х	Х	Х	Х	Х	L	>	s	s	s	s	~s	Х	Х	Х	Х	Х	Х	Х	L	L	L	L
0	0	0	s	Х	Х	Х	Х	Х	Х	Х	L	>	s	s	s	s	s	~s	Х	Х	Х	Х	Х	Х	Х	L	L	L
0	0	1	s	Х	Х	Х	Х	Х	Х	Х	L	>	s	s	s	s	s	s	~s	х	Х	Х	Х	Х	Х	Х	L	L
0	1	0	s	Х	Х	Х	Х	Х	Х	Х	L	>	s	s	s	s	s	s	s	~s	Х	Х	х	Х	Х	х	Х	L
0	1	1	s	Х	Х	Х	Х	Х	Х	Х	L	>	s	s	s	s	s	s	s	s	Х	Х	Х	Х	Х	Х	Х	L

Selecting FP compression is a good method to reduce the data slot size. It is beneficial in systems that requires multiple data channels. Sometimes it is beneficial to have enough or not enough data slots available. Reducing the slot size also reduces the current draw, which can be important in phantom powered nodes.

The full dynamic range (24 bit = 144.49 dB) of the audio signal is preserved when data compression is enabled. The human ear can listen to sounds near the noise level in a quiet environment, but the human ear masks very quiet audio content in the presence of very loud audio content. The floating-point compression (to 20 bit) takes advantage of this psychoacoustic effect and removes low-level content in the presence of high-level audio content. The floating-point compression preserves all low-level content (here, 16-bits = 96.33 dB for 20-bit data slots) when there is no high-level audio content and supports the full dynamic range for strong audio signals (up to 144.49 dB for 20 bit data slots), always with 16 bit = 96.33 dB resolution.

#### **Downstream Data Slots**

Slave nodes can selectively receive downstream bus slots for output onto the DTXn pins. A programmable number of I<sup>2</sup>S/TDM data channels on the DRXn pins (A2B\_DNOFFSET) can be skipped before the next in line channels are presented as downstream data slots to the A<sup>2</sup>B bus. As a result, this mode allows slave nodes to receive and transmit downstream data.

The A2B\_DNMASK0 through A2B\_DNMASK3 registers provide one bit for each possible downstream data slot. These downstream mask bits select which downstream slots are consumed by the transceiver and placed in its TX frame buffer for output over the I<sup>2</sup>S/TDM port, as governed by the downstream mask enable (A2B\_LDNSLOTS.DNMASKEN) bit.

When A2B\_LDNSLOTS . DNMASKEN= 0, the A2B\_DNSLOTS register defines the number of downstream data slots, starting immediately after the SCF, which are passed downstream through the slave node, and the A2B\_LDNSLOTS register defines the number of downstream data slots which are captured by the transceiver during the downstream portion of the superframe. The transceiver consumes and does not pass these data slots downstream to the next node. As such, a slave transceiver receives "A2B\_BCDNSLOTS + A2B\_DNSLOTS + A2B\_LDNSLOTS" downstream data slots on the A-side transceiver and transmits "A2B\_BCDNSLOTS + A2B\_DNSLOTS" downstream data slots on the B-side transceiver.

**NOTE:** When the A2B\_LDNSLOTS.DNMASKEN bit is cleared in a slave transceiver, the A2B\_DNMASK0 through A2B\_DNMASK3 registers are ignored.

When A2B\_LDNSLOTS.DNMASKEN= 1, the A2B\_LDNSLOTS register defines the number of data slots which the local node adds during the downstream portion of the superframe. These data slots are passed downstream through the local node after the A2B\_DNSLOTS data slots. The most significant bit that is set in the A2B\_DNMASK0 through A2B\_DNMASK3 registers determines the number of slots that must be received by the transceiver (dnmaskrx) for it to then identify which individual slots are placed in its RX frame buffer for output over the I²S/TDM port. To that, a slave node receives MAX (A2B\_DNSLOTS, dnmaskrx) downstream data slots on the A-side transceiver and transmits "A2B\_DNSLOTS + A2B\_LDNSLOTS" downstream data slots on the B-side transceiver.

**NOTE**: When the A2B\_LDNSLOTS.DNMASKEN bit is set in a slave transceiver, the A2B\_BCDNSLOTS register is ignored.

The value of the A2B\_DNOFFSET register is meaningful only when the slave transceiver is configured to transmit downstream data (A2B\_LDNSLOTS.DNMASKEN= 1, and the A2B\_LDNSLOTS register is non-zero). Data is placed in the enabled downstream slots starting with the beginning of the RX frame buffer unless the A2B\_DNOFFSET register has been programmed to apply an offset into the RX frame buffer from which it begins populating the enabled downstream slots.

The *Slave Node Using the A2B\_DNMASKn and A2B\_DNOFFSET Registers* figure is an example of how down-stream data slots are used in a slave transceiver after programming the A2B\_DNMASK0, A2B\_DNMASK1, and A2B\_DNOFFSET registers.




Figure 3-7: Slave Node Using the A2B\_DNMASKn and A2B\_DNOFFSET Registers

# **Upstream Data Slots**

The A2B\_UPSLOTS register defines the number of upstream data slots. For a master transceiver, this register defines the number of data slots that will come upstream to the master from the first-in-line slave transceiver. For a slave transceiver, this register defines the number of upstream data slots, starting immediately after the SRF with slot 0, that are passed upstream through the transceiver, whether or not that slave transceiver uses the information contained in those slots.

The A2B\_LUPSLOTS register defines the number of data slots that the slave transceiver appends to the upstream portion of the superframe after the data slots being passed upstream by the slave, as defined in the A2B\_UPSLOTS register. The data placed in the upstream data slots comes from the transceiver's internal RX frame buffer, as populated by its I<sup>2</sup>S/TDM/PDM port.

A slave transceiver selectively receives upstream A<sup>2</sup>B bus data slots into its TX frame buffer for output onto its DTXn pin(s) for use in the slave node. In slave transceivers, the A2B\_UPMASK0 through A2B\_UPMASK3 registers provide one bit for each possible upstream data slot. When a bit is set in any of these registers, the slave transceiver takes the upstream data from the corresponding slot and places it in its TX frame buffer after any received downstream data slots, which will then be output to the appropriate DTXn pin(s) via the I<sup>2</sup>S/TDM port.

The most significant bit set in the A2B\_UPMASK0 through A2B\_UPMASK3 registers defines the number of slots (upmaskrx) that the transceiver must receive in order to then appropriately place enabled slots into the TX frame buffer for output to the I<sup>2</sup>S/TDM port. To that, a slave transceiver receives MAX (A2B\_UPSLOTS, upmaskrx)

upstream data slots on the B-side transceiver. It then transmits "A2B\_UPSLOTS + A2B\_LUPSLOTS" upstream data slots on the A-side transceiver.

A programmable number of I<sup>2</sup>S/TDM data channels on the DRXn pins (A2B\_UPOFFSET) can be skipped before the next-in-line channels are presented as upstream data slots to the A<sup>2</sup>B bus. By default, a slave node populates the enabled upstream slots with the first entry in its RX frame buffer. The A2B\_UPOFFSET register can be written to define an offset into the RX frame buffer from which it begins populating the enabled upstream slots.

The *Slave Node Using the A2B\_UPMASKn and A2B\_UPOFFSET Registers* figure provides an example of how upstream data slots are used in a slave transceiver after programming the A2B\_UPMASK0, A2B\_UPMASK1, and A2B\_UPOFFSET registers.




Figure 3-8: Slave Node Using the A2B\_UPMASKn and A2B\_UPOFFSET Registers

# A<sup>2</sup>B Bandwidth

All upstream data is restricted to the same slot size (bits per slot), and all downstream data is restricted to the same slot size (bits per slot), but the downstream slot size can be different from the upstream slot size. A detailed calculation spreadsheet and the SigmaStudio software are available from Analog Devices to calculate bandwidth for all possible cases.

The *Bandwidth Examples* table provides bandwidth examples for 48 kHz sampled, synchronous upstream and downstream data slots. To simplify the table, every node uses the same number of upstream and downstream slots. Use up to 32 slots for upstream data and up to 32 slots for downstream data.

Table 3-5: Bandwidth Examples

Slave Nodes	Downstream Slots Per Node (Speaker)	Upstream Slots Per Node (Mics)	Slot Size (Bits Per Slot)	Sum of Down- stream Slots (Max. 32)	Sum of Up- stream Slots (Max. 32)	Sum of Downstream and Upstream Slots
9	2	2	16	18	18	36
8	4	1		32	8	40
7	4	2		28	14	42
6	5	2		30	12	42
5	6	3	-	30	15	45
4	8	3	-	32	12	44
3	10	6	-	30	18	48
2	16	9	-	32	18	50
1	32	19	-	32	19	51
9	3	0	24	27	0	27
8	3	0		24	0	24
7	4	0	-	28	0	28
6	5	0	-	30	0	30
5	6	0	-	30	0	30
4	8	0	]	32	0	32
3	10	1		30	3	33
2	16	1	]	32	2	34
1	32	2	]	32	2	34

# I<sup>2</sup>S/TDM Port Programming Concepts

Programming the  $I^2S/TDM$  interface involves selecting the mode of operation for the port, controlling how many data pins are enabled for both transmit and receive operations, and configuring the polarity and timing of the BCLK and SYNC signals relative to data.

The A2B\_I2SGCFG and A2B\_I2SCFG registers are used to configure the I<sup>2</sup>S/TDM port to support these various modes of operation. The *Serial Mode Data and Clock Formats* table provides a summary of the different data and clock formats supported by both master and slave transceivers.

Table 3-6: Serial Mode Data and Clock Formats

Bit Setting	Data and Clock Format
A2B_I2SGCFG.EARLY =0	SYNC pin changes in the same cycle as the MSB of Data Channel 0

Table 3-6: Serial Mode Data and Clock Formats (Continued)

Bit Setting	Data and Clock Format
A2B_I2SGCFG.EARLY =1	SYNC pin changes one cycle before the MSB of Data Channel 0
A2B_I2SGCFG.ALT =0	SYNC pin is driven high for one BCLK cycle at the start of each sampling period
A2B_I2SGCFG.ALT =1	SYNC pin is driven high at the beginning of each sampling period and low in the middle of each sampling period
A2B_I2SGCFG.INV =0	Rising edge of SYNC references the first channel (Channel 0)
A2B_I2SGCFG.INV=1	Falling edge of SYNC references the first channel (Channel 0)
A2B_I2SCFG.RXBCLKINV =0	DRX0, DRX1, and SYNC pins are sampled on the rising edge of BCLK
A2B_I2SCFG.TXBCLKINV =0	DTX0, DTX1, and SYNC pins change on the rising edge of BCLK
A2B_I2SCFG.RXBCLKINV =1	DRX0, DRX1, and SYNC pins are sampled on the falling edge of BCLK
A2B_I2SCFG.TXBCLKINV=1	DTX0, DTX1, and SYNC pins change on the falling edge of BCLK

To support more than a stereo two-channel (TDM2) signal, the A2B\_I2SGCFG. TDMMODE field must be set to enable any of the supported TDM modes of operation. Once configured, this is the operating mode used for each of the enabled data pins, as controlled by the A2B\_I2SCFG.RX0EN, A2B\_I2SCFG.RX1EN, A2B\_I2SCFG.TX1EN bits.

When both data pins in either direction are enabled, the interleaving feature can be enabled by setting the respective two-pin interleave (A2B\_I2SCFG.RX2PINTL and A2B\_I2SCFG.TX2PINTL) bit. When set, the even slot data is associated with the DTX0/DRX0 data pin, and the odd slot data is associated with the DTX1/DRX1 data pin. When cleared, the lower half of the enabled slots are associated with the DTX0/DRX0 data pin, and the upper half of the enabled slots are associated with the DTX1/DRX1 data pin. For example, if the data format is set for I<sup>2</sup>S or TDM2 mode, the *Data Channel Structure for TDM2 Setting* figure summarizes how the data is aligned.

#### ONE PIN I2S OR TDM2 DRX0/DTX0 or **CHANNEL 0 CHANNEL 1** DRX1/DTX1 TWO PIN I2S OR TDM2 NON-INTERLEAVED DRX0/DTX0 **CHANNEL 0 CHANNEL 1** DRX1/DTX1 **CHANNEL 2 CHANNEL 3** TWO PIN I2S OR TDM2 INTERLEAVED DRX0/DTX0 **CHANNEL 0 CHANNEL 2** DRX1/DTX1 **CHANNEL 1 CHANNEL 3**

Figure 3-9: Data Channel Structure for TDM2 Setting (TDMMODE == 000)

**NOTE:** Single-pin transmit can be on either the DTX0 or DTX1 pin, and single-pin receive can be on either the DRX0 or DRX1 pin.

The A2B\_I2SGCFG. TDMSS bit selects between 16-bit and 32-bit serial data for the I<sup>2</sup>S/TDM port, and it is the responsibility of the host to ensure that the appropriate timing signals are provided to accommodate the full window of data. For example, if TDM8 mode is selected (A2B\_I2SGCFG.TDMMODE = 0b010), then the host must provide either 128 (8 x 16-bit, when A2B\_I2SGCFG.TDMSS = 1) or 256 (8 x 32-bit, when A2B\_I2SGCFG.TDMSS = 0) BCLK pulses for the data and the appropriate SYNC signal (to be either pulsed or held for a 50% duty cycle, per the setting of the A2B\_I2SGCFG.ALT bit), as shown in the *I*<sup>2</sup>S/TDM8 Example Timing figure.




Figure 3-10: I<sup>2</sup>S/TDM8 Example Timing

As shown in the *I*<sup>2</sup>*S/TDM8 Example Timing* figure, the TDM channel data is in MSB-first format. When the data being exchanged over the A<sup>2</sup>B bus is not exactly 16-bit or 32-bit (as configured by the A<sup>2</sup>B\_I2SGCFG.TDMSS bit), the transceiver expects the input TDM data channels to arrive in MSB-first format and disregards any lower-order bits. When outputting to the local node, the transceiver presents the received A<sup>2</sup>B slot data to the I2S/TDM port in MSB-first format with the unused lower-order bits zero-filled. For example, if the A<sup>2</sup>B slot is configured for 12-bit data (A<sup>2</sup>B\_SLOTFMT.UPSIZE = 1 for upstream slots or A<sup>2</sup>B\_SLOTFMT.DNSIZE = 1 for downstream slots), the 12-bit input data must be left-justified in the TDM channel, and output data consists of the 12-bit A<sup>2</sup>B slot data followed by four zero bits.

If SYNC arrives one bit earlier, it can be rephrased to data arriving one bit later than the relevant edge on the SYNC signal. The  $I^2S/TDM2$  to TDM16  $A^2B$  Master or Slave figure shows the typical timing for  $I^2S$ , as well as the TDM2 to TDM16 interface modes with programmable options. Data is provided on one edge of BCLK and sampled on the opposite edge of BCLK (A2B I2SCFG.TXBCLKINV  $\neq$  A2B I2SCFG.RXBCLKINV).




Figure 3-11: I<sup>2</sup>S/TDM2 to TDM16 A<sup>2</sup>B Master or Slave

The full 32-channel combined bandwidth is available when both data pins are enabled in TDM16 mode.

**CAUTION:** Be cautious if only one data pin is available for a TDM32 interface, as this increases the BCLK rate to a speed at which race conditions can occur.

The  $A^2B$  master samples data on a BCLK edge and changes data on the previous, same polarity BCLK edge (A2B\_I2SCFG.TXBCLKINV  $\neq$  A2B\_I2SCFG.RXBCLKINV), as shown in the *TDM32*  $A^2B$  *Master* figure.

3 - 25




Figure 3-12: TDM32 A<sup>2</sup>B Master

The A<sup>2</sup>B slave changes data on a BCLK edge and samples data on the next, same polarity BCLK edge (A2B I2SCFG.TXBCLKINV  $\neq$  A2B I2SCFG.RXBCLKINV), as shown in the *TDM32 A*<sup>2</sup>B Slave figure.




Figure 3-13: TDM32 A<sup>2</sup>B Slave

### **Synchronizing Slave Nodes**

 $A^2B$  slave nodes can all sample at exactly the same time by individually compensating for their propagation delay in the  $A^2B$ \_SYNCOFFSET register. Writing a non-zero value to this register adjusts the  $A^2B$  bus clock ( $f_{SYSBCLK}$ ) cycle on which the SYNC pin indicates the start of an audio frame for that particular slave transceiver. As the programmed value is the 8-bit signed two's complement representation of the integer number of SYSBCLK cycles between where the SYNC occurs and where the superframe subsequently begins, only negative values are valid.

The maximum value that can be programmed into the A2B\_SYNCOFFSET register defines a SYNC signal to occur 104 SYSBCLK cycles before the start of the superframe (-104 = 0x98), but this value is only valid for the slave node that is the furthest away from the master in a fully populated A<sup>2</sup>B network topology (A2B\_NODEADR.NODE = 0x09). For any slave node n that is nearer to the master, the valid ranges supporting a predictable transfer of I<sup>2</sup>S/TDM data to A<sup>2</sup>B slots are a function of the location of slave node n in the network, as governed by the formula:

$$(-32 - 8n) \le A2B$$
 SYNCOFFSET  $\le 0$ 

The *Supported SYNC Offset* table summarizes the valid settings for the A2B\_SYNCOFFSET register for any given slave node in SYSBCLK cycles (Offset Range).

Slave Node n	Offset Range	A2B_SYNCOFFSET Range
0	-32 to 0	0xE0 to 0x00
1	-40 to 0	0xD8 to 0x00
2	-48 to 0	0xD0 to 0x00
3	-56 to 0	0xC8 to 0x00
4	-64 to 0	0xC0 to 0x00
5	-72 to 0	0xB8 to 0x00
6	-80 to 0	0xB0 to 0x00
7	-88 to 0	0xA8 to 0x00
8	-96 to 0	0xA0 to 0x00
9	-104 to 0	0x98 to 0x00

# I<sup>2</sup>S Reduced Data Rate

Slave nodes can also run the  $I^2S/TDM$  interface at a reduced rate frequency with respect to the superframe rate ( $f_{SYNCM}$ ). The reduced-rate frequency is derived by dividing the superframe rate by a programmable set of values. Different slave nodes can be configured to run at different reduced  $I^2S/TDM$  rates.

The A2B\_I2SRATE . I2SRATE bit field is used to divide the superframe  $A^2B$  rate down to the reduced  $I^2S$  rate. It also provides a control bit, A2B\_I2SRRATE . RBUS, to enable reduced-rate data slots on the bus. The  $A^2B$  data slots on the bus are transmitted only once every "A2B\_I2SRRATE . RRDIV + 1" superframes.

The A2B\_I2SRATE.I2SRATE bit field can be used to program the division factor to 2, 4, or as set in set in the A2B\_I2SRATE.RRDIV field. The A2B\_I2SRATE.SHARE bit enables the shared A<sup>2</sup>B bus slots in a reduced-rate slave node, provided the node has the I<sup>2</sup>S transmit disabled.

The A2B\_I2SRRCTL register provides bits to allow a processor to track the full-rate audio frame, which contains new reduced-rate samples. The IO7 pin can be used as a strobe by setting the A2B\_I2SRRCTL.ENSTRB bit, which indicates the audio frame where reduced-rate data is updated. The A2B\_I2SRRCTL.STRBDIR bit configures the direction of the IO7 pin when used as a strobe. The reduced rate strobe output at the master node is based on the A2B\_I2SRRATE.RRDIV field setting. When the A2B\_I2SRRATE.RRDIV field is not one, the reduced rate count is maintained in each node, and the strobe output signal is generated accordingly. When the strobe is an input, it is sampled on the active edge of SYNC, and the reduced rate count is synchronized to it. The user must create a strobe signal that matches the A2B\_I2SRRATE.RRDIV setting.

The A2B\_I2SRRSOFFS register provides a bit field to move the SYNC edge in a reduced-rate slave in superframe increments.

The *Reduced Data Rate* figure shows how the upstream slots from the transceiver can reduce the superframe rate on the bus, allowing the slave nodes to run at a reduced-sample frequency with both sharing disabled (A2B\_I2SRATE.SHARE = 0) and enabled (A2B\_I2SRATE.SHARE = 1). This figure is drawn for a system with one master and one slave.




Figure 3-14: Reduced Data Rate

The following table shows the I<sup>2</sup>S/TDM sampling rates categorized into system modes for the reduced rate.

Table 3-8: I<sup>2</sup>S/TDM Sampling Rates Categorized into System Modes for Reduced Rate

Mode	Host I <sup>2</sup> S/TDM Rate	Bus Data Slots	Slave Rate(s)	Channels
1	Set in A2B_I2SRRATE. RRDIV	Set in A2B_I2SRRATE.RRDIV	Set in A2B_I2SRRATE.RRDIV	1 - 32
2	48 kHz	Set in A2B_I2SRRATE.RRDIV	Set in A2B_I2SRRATE.RRDIV	1 - 32
3	48 kHz	48 kHz	Set in A2B_I2SRRATE.RRDIV	1 - 32
4	48 kHz	48 kHz	Set in A2B_I2SRRATE.RRDIV	1 - 128
5	48 kHz	48 kHz	Set in A2B_I2SRRATE.RRDIV, 1/4x, 1/2x, 1x, 2x, 4x	1 - 32

The reduced rate feature allows system designers to add the following functionality:

 Slave nodes can run the I<sup>2</sup>S/TDM interface at a reduced rate divided from the superframe rate, as divided down from the superframe rate. For example, reduced rates for a 48 kHz superframe rate are 24 kHz, 12 kHz, 6 kHz, 4 kHz, 3 kHz, 2.4 kHz, 2 kHz, 1.71 kHz, or 1.5 kHz. The I<sup>2</sup>S/TDM RX data on the slave can be sent either upstream or downstream at the reduced rate. Different slave nodes can run at different reduced I<sup>2</sup>S/TDM rate.

- 2. The SYNC signal of the reduced-rate slave node can be adjusted in superframe increments to ensure minimum latency on the delivery of reduced-rate data.
- 3. Control of the BCLK signal generation can minimize a delay by quick sampling at the reduced-rate I<sup>2</sup>S data (for example, within a 48 kHz I<sup>2</sup>S/TDM frame) or sampling at the reduced I<sup>2</sup>S/TDM rate.
- 4. Options to notify a processor when the reduced-rate I<sup>2</sup>S/TDM data channels are updated.
- 5. Option to run the bus data slots at the full, continuous audio rate (nominally 48 kHz) or a reduced rate. The rate can be reduced by:
  - a. Skipping data slots for superframes that do not contain data (for example, only reduced sampling rate microphone nodes on the A<sup>2</sup>B bus). This approach saves power by reducing the bus activity level but does not increase channel bandwidth on the bus. When the same A<sup>2</sup>B data slots are shared between multiple I<sup>2</sup>S/TDM channels in a node, the program cannot skip the A<sup>2</sup>B data slots.
  - b. Time-dividing bus data slots of a node into multiple I<sup>2</sup>S/TDM channels and not skipping data slots for superframes. This approach is used if different types of slave nodes connecting on the same A<sup>2</sup>B bus (for example, a multi-axis accelerometer node with a microphone or amp nodes on the same bus). The bus must run at the full-data rate to allow for A<sup>2</sup>B data slot sharing. This approach provides for increased channel bandwidth on the bus by allowing reduced-rate slave nodes to time-multiplex I<sup>2</sup>S/TDM data words over bus data slots.
    - Slave nodes running at ½ rate can use 2:1 time multiplexing (two I<sup>2</sup>S/TDM channels in the same slave node alternate on one A<sup>2</sup>B slot).
    - Slave nodes running at lower rates can use 4:1 time multiplexing (four I<sup>2</sup>S/TDM channels in the same slave node alternate on one A<sup>2</sup>B slot).
    - Time multiplexing of A<sup>2</sup>B data slots beyond 4:1 is not supported.
    - Time multiplexing of A<sup>2</sup>B data slots between nodes is not supported.
    - The bus must be run with A<sup>2</sup>B data slots at the full, continuous audio rate for data slots to be shared.
    - The I<sup>2</sup>S/TDM RX reduced rate data can be transmitted upstream or downstream.

#### I<sup>2</sup>S Reduced Rate Restrictions

Observe the following general restrictions when using the I<sup>2</sup>S reduced rate feature.

- Each slave node can only run at a single I<sup>2</sup>S/TDM rate.
- Configure slave nodes running at a reduced  $I^2S/TDM$  rate for the  $I^2S/TDM$  RX data, not the  $I^2S/TDM$  TX data. This means that the reduced-rate slave nodes must have  $A2B\_I2SCFG.TX0EN = 0$  and  $A2B\_I2SCFG.TX1EN = 0$ .

• If A2B\_I2SRRATE.RBUS is set and a reduced rate is configured (A2B\_I2SRRATE.RRDIV > 1), slave nodes must have an A2B\_I2SRATE.I2SRATE value of 0 (SFF x 1) or 3 (SFF / A2B\_I2SRRATE.RRDIV).

# Restrictions on Data Slot Sharing (A2B\_I2SRATE.SHARE = 1)

Observe the following data slot sharing restrictions when using the I<sup>2</sup>S reduced rate feature.

- The bus must run at the full-data rate (A2B\_I2SRRATE.RBUS = 0) to allow for  $A^2B$  data slot sharing.  $A^2B$  data slot skipping cannot be used when the same  $A^2B$  data slots are shared between multiple  $I^2S/TDM$  channels in a node.
- Data slots on the  $A^2B$  bus produced by a reduced-rate slave with A2B\_I2SRATE.SHARE = 1 must be received from the  $A^2B$  bus by full- or increased-rate nodes.
- If the A2B\_I2SRATE.SHARE bit is set in a reduced-rate slave, the maximum synchronization offset is one superframe (A2B\_I2SRRSOFFS.RRSOFFSET must be 0 or 1).

If the A2B\_I2SRATE. SHARE bit is set in a reduced-rate slave and there is no synchronization offset  $(A2B_I2SRRSOFFS.RRSOFFSET = 0)$ , there is a further constraint on the node programming relative to N (the number of usable up and down slots). For example, if TDMS is the number of slots per frame on one pin of a reduced-rate slave node (which is 2, 4, 8, 16, or 32), N is calculated as shown in the following table:

I <sup>2</sup> S/TDM Divide Ratio	Number of Slots (N)
2	TDMS >> 1
4	(TDMS >> 1) + (TDMS >> 2)
> 4	(TDMS >> 1) + (TDMS >> 2) + (TDMS >> 3)

If the reduced-rate slave has the A2B\_I2SCFG.RX0EN, A2B\_I2SCFG.RX1EN, and A2B\_I2SCFG.RX2PINTL bits all set, "A2B\_LUPSLOTS + A2B\_UPOFFSET" must be  $\leq 2N$ . Otherwise, "A2B\_LUPSLOTS + A2B\_UPOFFSET" must be  $\leq N$ .

If the reduced-rate slave is generating downstream data slots (A2B\_LDNSLOTS.DNMASKEN= 1), the same constraint applies to "A2B LDNSLOTS + A2B DNOFFSET".

# Restrictions on Alternate BCLK Rate (A2B\_I2SRATE.BCLKRATE)

Observe the following alternate BCLK rate restrictions when using the I<sup>2</sup>S reduced rate feature.

- In a reduced-rate slave node, if the  $I^2S$  rate setting is SFF / 2 (A2B\_I2SRATE.I2SRATE = 1), do not set the BCLK frequency to SYNC x 4096 (A2B\_I2SRATE.BCLKRATE!= 2).
- If the system-level reduced rate divisor is 1 (A2B\_I2SRRATE.RRDIV = 1) and the I<sup>2</sup>S rate setting is "SFF / A2B\_I2SRRATE.RRDIV" (A2B\_I2SRATE.I2SRATE = 3), do not set the BCLK frequency to "SYNC x 2048" (A2B\_I2SRATE.BCLKRATE = 1) or "SYNC x 4096" (A2B\_I2SRATE.BCLKRATE = 2).

- If the system-level reduced rate divisor is 2 (A2B\_I2SRRATE.RRDIV = 2) and the I<sup>2</sup>S rate setting is "SFF / A2B\_I2SRRATE.RRDIV" (A2B\_I2SRATE.I2SRATE = 3), do not set the BCLK frequency to "SYNC x 4096" (A2B\_I2SRATE.BCLKRATE = 2).
- If the BCLK frequency is not determined by the value programmed in the A2B\_I2SGCFG register (A2B\_I2SRATE.BCLKRATE!= 0) in a reduced rate slave, the synchronization offset cannot exceed 1 superframe (A2B\_I2SRRSOFFS.RRSOFFSET < 2).

## I<sup>2</sup>S Increased Data Rate

The  $A^2B$  slave transceiver supports increased sampling rates at the  $I^2S/TDM$  interface with respect to the superframe rate ( $f_{SYNCM}$ ). The local sampling rate of the slave can be programmed to  $1 \times f_{SYNCM}$ ,  $2 \times f_{SYNCM}$ , or  $4 \times f_{SYNCM}$  in the  $A^2B_{I2SRATE}$  register. For example, given a 48 kHz superframe frequency, the local sampling rate can be set to 48 kHz, 96 kHz, or 192 kHz, respectively. The *Increased Data Rate* figure shows how the downstream and upstream slots from the  $A^2B$  superframe are distributed on the DTX0/DTX1 and DRX0/DRX1 pins in the slave transceiver for different  $A^2B_{I2SRATE}$  bit settings (with  $A^2B_{I2SRATE}$ . REDUCE = 0) in a system with one master and one slave.




Figure 3-15: Increased Data Rate

The *Increased Data Rate Example* figure further illustrates the behavior of the A2B\_I2SRATE register settings based on an example system. In the figure, both slave transceivers (S1 and S2) are set to  $2 \times f_{SYNCM}$  rate mode. However, S1 has the A2B\_I2SRATE.REDUCE bit set to 1. The waveforms in the figure illustrate the effect of the A2B\_I2SRATE.REDUCE bit for both upstream and downstream slots. When the A2B\_I2SRATE.REDUCE bit

is set, only the first two channels on the DRX0/DRX1 pin are used for the upstream slots, and the other two channels are ignored for  $2 \times f_{SYNCM}$  rate. For the DTX0/DTX1 transmitter, the two local downstream slots are duplicated on the DTX0/DTX1 pins for a  $2 \times f_{SYNCM}$  rate when the A2B\_I2SRATE.REDUCE bit is set.




Figure 3-16: Increased Data Rate Example

# **GPIO Over Distance**

This feature allows GPIO communication to occur over the A<sup>2</sup>B bus without host intervention after initial programming. The host is only required to initialize the GPIO over distance feature through the use of virtual ports. The GPIO over distance functionality has the following features:

- Eight parallel 1-bit virtual ports, managed by the master node. The master node can read the state of each virtual port can be read in the A2B\_GPIODDAT register.
- Flexible mapping scheme of GPIO pins to virtual ports 0 through 7.
- GPIO pins can be configured as inputs that update the content of the A2B\_GPIODDAT register or as outputs that reflect the content of the A2B\_GPIODDAT register.
- When multiple virtual ports are mapped to one GPIO output pin, the values are OR'ed together.
- When multiple GPIO input pins are mapped to one virtual port, the values are OR'ed together even if they are from multiple nodes.

### Configuration

Before attempting to configure the GPIO over distance function on a given pin, first verify that it is available for GPIO, as shown in the *GPIO Pin Configuration* table.

Table 3-9: GPIO Pin Conf	iguration
--------------------------	-----------

IO Bit	Pin Name	Pin Available for GPIO in Master	Pin Available for GPIO in Slave
IO0	IRQ/IO0	Never	Always
IO1	ADR1/IO1	If A2B_CLK1CFG.CLK1EN = 0	
IO2	ADR2/IO2	If A2B_CLK2CFG.CLK2EN = 0	
IO3	DTX0/IO3	If A2B_I2SCFG.TX0EN = 0	
IO4	DTX1/IO4	If A2B_I2SCFG.TX1EN = A2B_I2SGCFG.RXONDTX1 = 0	
IO5	DRX0/IO5	If A2B_I2SCFG.RX0EN = A2B_PDMCTL.PDM0EN = 0	
IO6	DRX1/IO6	If A2B_I2SCFG.RX1EN = A2B_PDMCTL.PDM1EN = 0	
IO7	PDMCLK/IO7	If A2B_PDMCTL.PDM0EN = A2B_PDMCTL.PDM1EN = A2B_PDMCTL2.PDMALTCLK = A2B_I2SRRCTL.ENSTRB = 0	

If the pin is available as GPIO, GPIO over distance is enabled by setting the appropriate enable bit in the GPIO over distance enable (A2B\_GPIODEN) register. When a bit is set, the corresponding GPIO pin can then be mapped to one or more GPIO over distance virtual ports using the GPIO over distance mask registers (A2B\_GPIOD0MSK through A2B\_GPIOD7MSK, corresponding to GPIO-capable pins IO0 through IO7, respectively). Bits 0 through 7 in these registers correspond to virtual ports 0 through 7, respectively. If a bit is set within one of these registers, it maps the GPIO pin associated with the register to the corresponding virtual port.

If GPIO over distance is enabled for a given GPIO-capable pin, the direction of the pin is controlled exclusively via the GPIO output enable register (A2B GPIOCEN) rather than a combination of this register and the

complementary GPIO input enable register (A2B\_GPIOIEN). When a bit in the A2B\_GPIOOEN register is set, the associated GPIO pin is an output for GPIO over distance. If the bit is cleared in the A2B\_GPIOOEN register, the associated GPIO pin is an input to GPIO over distance. It is not necessary to program the A2B\_GPIOIEN register when using GPIO over distance for the pins of interest.

If the GPIO pin is an input (the associated bit in A2B\_GPIOOEN = 0), the local node updates the virtual port(s) associated with the set bit(s) in the corresponding GPIO over distance mask registers (A2B\_GPIODOMSK.IODOMSK through A2B\_GPIODOMSK.IODOMSK). The virtual port values can be read in the GPIO over distance data register (A2B\_GPIODDAT).

If the GPIO pin is an output (the associated bit in A2B\_GPIOOEN = 1), the virtual ports that are mapped to that pin, as determined by the set bits in the associated GPIO over distance mask registers (A2B\_GPIODOMSK.IODOMSK through A2B\_GPIOD7MSK.IOD7MSK) are OR'ed together to produce the GPIO output value (the logic OR of the corresponding bits in the A2B\_GPIODDAT register).

**NOTE:** The A2B\_GPIODDAT register is read only. It is recommended that the host always read this register from the master node.

The GPIO over distance inversion register (A2B\_GPIODINV) allows for inversion of GPIO pin input or output. When a bit is set in this register, the associated GPIO pin signal is inverted. The inversion is applied on the way in from the pin if the GPIO pin is an input to a virtual port (the associated bit in A2B\_GPIOOEN = 0), and it is applied on the way out to the GPIO pin if the pin is an output from a virtual port (the associated bit in A2B\_GPIOOEN = 1).

If multiple nodes are updating the same virtual port, the A2B\_GPIODINV register settings can be used to change the behavior from wired OR to wired AND. For example, to create a wired AND of multiple, active-high GPIO bits, the GPIO inputs and GPIO outputs must be inverted.

### Mapping Multiple GPIO Inputs to One Virtual Port

When more than one node has a GPIO input mapped to the same virtual port, the protocol treats the input pins as a wired OR into the virtual port. When the virtual port is low (inactive), any request to set the virtual port results in a command from the master node to update all of the A2B GPIODDAT registers across the system.

When the virtual port is high (active), any request to clear the virtual port results in a special command from the master node to notify all of the slave nodes of the request. If any of the slave nodes reject the request, the master node sees the rejection of the request, and the A2B\_GPIODDAT registers retain their values. If none of the slave nodes reject the request, the master node sees an acceptance of the request and follows up with the updated A2B\_GPIODDAT value.

# **GPIO Over Distance Programming Examples**

The following procedures describe pin mapping cases to use GPIO over distance.

**NOTE:** Programming GPIO over distance must be done after the nodes have been discovered. For more information on node discovery, see the Simple Discovery Flow and Appendix A: Additional Discovery Flow Examples sections.

#### Mapping the Master Node DRX1/IO6 Pin to the Slave 2 ADR1/IO1 Pin

The following procedure describes how to map the master node DRX1/IO6 pin to the slave 2 ADR1/IO1 pin.

- 1. Write 0x04 to the master node A2B GPIOD6MSK register to map the DRX1/IO6 pin to virtual port 2.
- 2. Write 0x40 to the master node A2B\_GPIODEN register to enable GPIO over distance access on the DRX1/IO6 pin.
- 3. Write 0x02 to the slave node 2 A2B GPIOOEN register to enable GPIO output for the ADR1/IO1 pin.
- 4. Write 0x04 to the slave node 2 A2B GPIOD1MSK register to map virtual port 2 to the ADR1/IO1 pin.
- 5. Write 0x02 to the slave node 2 A2B\_GPIODEN register to enable GPIO over distance access on the ADR1/IO1 pin.

#### Mapping the Slave 1 DTX1/IO4 Pin to the Master Node ADR1/IO1 Pin

The following procedure describes how to map the slave 1 DTX1/IO4 pin to the master node ADR1/IO1 pin.

- 1. Write 0x10 to the slave node 1 A2B GPIOD4MSK register to map the DTX1/IO4 pin to bus GPIO port 4.
- 2. Write 0x10 to the slave node 1 A2B\_GPIODEN register to enable GPIO over distance access on the DTX1/IO4 pin.
- 3. Write 0x02 to the master node A2B GPIOOEN register to enable GPIO output for the ADR1/IO1 pin.
- 4. Write 0x10 to the master node A2B GPIOD1MSK register to map bus GPIO port 4 to the ADR1/IO1 pin.
- 5. Write 0x02 to the master node A2B\_GPIODEN register to enable GPIO over distance access on the ADR1/IO1 pin.

### Mapping the ADR1/IO1 Pins on Slaves 0 Through 2 to the Master Node ADR1/IO1 Pin

The following procedure describes how to map the ADR1/IO1 pin on slaves 0 through 2 to the master node ADR1/IO1 pin.

- 1. For slave nodes 2, 1, and 0, write 0x01 to the A2B\_GPIOD1MSK register to map the ADR1/IO1 pin of each slave to bus GPIO port 0.
- 2. For slave nodes 2, 1, and 0, write 0x02 to the A2B\_GPIODEN register to enable GPIO over distance access on the ADR1/IO1 pin of each slave.
- 3. Write 0x02 to the master node A2B GPIOOEN register to enable GPIO output for the ADR1/IO1 pin.
- 4. Write 0x01 to the master node A2B\_GPIOD1MSK register to map bus GPIO port 0 to the ADR1/IO1 pin.

5. Write 0x02 to the master node A2B\_GPIODEN register to enable GPIO over distance access on the ADR1/IO1 pin.

# **Transceiver Identification**

Every A<sup>2</sup>B transceiver has a vendor ID register (A2B\_VENDOR), a product ID register (A2B\_PRODUCT), and a version ID (A2B\_VERSION) register to indicate to a host which A<sup>2</sup>B transceivers are present in a system. Every A<sup>2</sup>B transceiver vendor is assigned a unique vendor ID (Analog Devices A<sup>2</sup>B transceivers use 0xAD as the vendor ID). The A2B\_PRODUCT and A2B\_VERSION registers are assigned by the chip vendor to uniquely identify the chips and indicate A<sup>2</sup>B interoperability. The transceiver models use 0x26 (AD2426W), 0x27 (AD2427W), and 0x28 (AD2428W) as their product ID.

Every  $A^2B$  transceiver also has a A2B\_CAPABILITY register to identify available control interfaces and, as such, the presence of an  $I^2C$  interface (A2B CAPABILITY.I2CAVAIL=1).

## **Auto-Configuration System Information in EEPROM**

In an A<sup>2</sup>B system, the supplier and specific product ID of each A<sup>2</sup>B node can be determined for auto-configuration if the slave modules contain a configuration memory (I<sup>2</sup>C EEPROM) with organization and content as described in Appendix C: Module ID and Module Configuration Memory. Use auto-configuration for discovery when the host has no prior knowledge of the exact system configuration. Specific configuration commands for a slave node can also be stored in the configuration memory by using the optional configuration blocks.

# **Standby Mode**

In standby mode, there is no upstream traffic on the A<sup>2</sup>B bus. Only a minimal (19-bit) SCF exists to keep all of the slave nodes synchronized, and there is no SRF. Header count errors and CRC errors are ignored, and data slots are disabled. GPIO settings retain their values while in standby mode.

While in normal mode, the host can write to the master transceiver A2B\_DATCTL register to go to standby mode, but the write does not take effect until a new structure is applied to the system. The host performs the following actions:

- 1. Set the A2B\_DATCTL.STANDBY bit in the master transceiver to generate a broadcast write of 0x80 to set the A2B\_DATCTL.STANDBY bit in all of the discovered slave nodes. Writing 0x80 to the A2B\_DATCTL register ensures that the data slots are disabled.
- 2. Set the A2B\_CONTROL.NEWSTRCT bit in the master transceiver to apply the new structure.

After the new structure is applied, the system transitions into standby mode. The host can move the system back to normal mode by writing 0x00 to the A2B\_DATCTL register in the master node. This instruction generates a broadcast write of 0x00 to the A2B\_DATCTL register in all of the slave nodes. The master node provides the standby done interrupt to the host (A2B\_INTTYPE = 0xFE) when the system is back in normal mode.

# **Bus Monitor Support**

Bus monitor mode enables the transceiver to act as a passive automotive audio bus monitor, also referred to as a *sniffer*. The A<sup>2</sup>B test equipment uses this mode. Only the host processor can allow bus monitors on A<sup>2</sup>B bus segments to monitor the synchronous data content. To permit this synchronous data monitoring, the host must set the A2B\_DATCTL.ENDSNIFF bit in the master transceiver. This configuration triggers an A<sup>2</sup>B bus broadcast of the information to the attached bus monitor devices.

The *Bus Monitor Behavior* figure shows a bus monitor node inserted between slaves 0 and 1 in an A<sup>2</sup>B network.




Figure 3-17: Bus Monitor Behavior

A bus monitor is passive in the system; it does not respond to bus synchronization control frames (SCFs) or contribute any data to the bus. It only uses the A-side transceiver while the B-side transceiver is deactivated. When in bus monitor mode, the transceiver synchronizes itself to SCFs and may snoop SCF control writes to configure its bus interface to match the downstream node being monitored. The A<sup>2</sup>B bus monitor transceiver uses its I<sup>2</sup>S/TDM port to transmit A<sup>2</sup>B bus traffic to a protocol analyzer circuit.

A bus monitor node behaves as follows:

- 1. The B-Side (downstream) transceiver is disabled.
- 2. The A-Side (upstream) transceiver is enabled to receive only (not to transmit).
- 3. SRF generation is disabled.
- 4. The I<sup>2</sup>S/TDM interface is configured for 32-bit data width:
  - Downstream SCFs are transmitted on the DTX0 pin
  - Upstream SRFs are transmitted on the DTX1 pin

- Data slot bits can only stream out of the DTXn pins if the A<sup>2</sup>B bus master is programmed to enable this
  feature
  - Downstream slots are streamed out on the DTX0 pin
  - Upstream slots are streamed out on the DTX1 pin
  - If there are more data slots on the A<sup>2</sup>B bus than there are available I<sup>2</sup>S/TDM channels, then a programmable offset determines which data slots to monitor on the I<sup>2</sup>S/TDM channels

**NOTE:** When the bus monitor receiver is disabled, an external switch must be used to control the LVDS traffic going to the A-side of a transceiver in bus monitor mode.

A bus monitor that attaches to an A<sup>2</sup>B bus after discovery and initialization can miss the broadcast and therefore has the monitoring of synchronous data slots disabled. The preferred method is to attach bus monitors before initialization and discovery. Alternatively, for full support of bus monitors that must see data slots but attach after discovery, the host can perform regular writes to the A2B\_DATCTL register to generate the enable data slot sniffing broadcasts. The bus monitor node microcontroller must set the A2B\_BMMCFG.BMMEN bit to enable bus monitor mode and can further configure the bus monitor transceiver when attaching to and detaching from the A<sup>2</sup>B bus:

- The A2B\_BMMCFG.BMMNDSC bit determines whether the bus monitor attaches before or after system discovery and initialization. When cleared (= 0), the monitor attaches before A<sup>2</sup>B discovery, so the discovery sequence sets the bus timing properties automatically. When set (= 1), the bus timing properties must be set by the bus monitor node microcontroller using local I<sup>2</sup>C register writes.
- The A2B\_BMMCFG.BMMRXEN bit is used to keep the LVDS A-side transceiver input static while the bus monitor is being attached. It is also used to reinitiate the bus monitor lock sequence without physically detaching the bus monitor node.

Besides configuring and enabling bus monitor mode in the A2B\_BMMCFG register, the use of bus monitor mode affects the meaning and settings of bits in the following A<sup>2</sup>B registers:

- I<sup>2</sup>S Global Configuration register ( A2B I2SGCFG)
  - The A2B\_I2SGCFG.INV, A2B\_I2SGCFG.EARLY and A2B\_I2SGCFG.ALT bits must be programmed to match the interface of the protocol analyzer
  - The A2B I2SGCFG. TDMSS bit must be programmed to 0 for 32-bit TDM slot size
  - The A2B\_I2SGCFG. TDMMODE field must be set to match the protocol analyzer's capabilities:
    - TDM2 allows monitoring of SCF and SRF frames
    - TDM4 allows monitoring of SCF and SRF frames, as well as up to two upstream and two downstream data slots simultaneously
    - TDM8 allows parallel monitoring of SCF and SRF frames, as well as up to six upstream and six downstream data slots simultaneously

- TDM16 allows parallel monitoring of SCF and SRF frames, as well as up to 14 upstream and 14 downstream data slots simultaneously
- TDM32 allows parallel monitoring of SCF and SRF frames, as well as up to 30 upstream and 30 downstream data slots simultaneously
- I<sup>2</sup>S Configuration register (A2B I2SCFG)
  - Setting the A2B I2SCFG. TX0EN bit enables output of downstream data on the DTX0 pin
  - Setting the A2B\_I2SCFG.TX1EN bit enables output of upstream data on the DTX1 pin
  - Set the A2B I2SCFG. TXBCLKINV bit to match the interface of the protocol analyzer
  - The A2B\_I2SCFG.TX2PINTL, A2B\_I2SCFG.RXBCLKINV, and A2B\_I2SCFG.RX0EN bits must be programmed to 0
- Local Upstream Slots Offset register (A2B\_UPOFFSET) determines the offset in number of data slots between upstream data slots received on the A<sup>2</sup>B bus and upstream data slots driven onto the DTX1 pin as I<sup>2</sup>S/TDM channels. The register programs between monitoring of higher or lower index slots if the number of slots exceeds the number of transmit channels available in the selected TDM format.
- Local Downstream Slots Offset register (A2B\_DNOFFSET) determines the offset in number of data slots between the downstream data slots received on the A<sup>2</sup>B bus and the downstream data slots driven onto the DTX0 pin as I<sup>2</sup>S/TDM channels. The register programs between monitoring of higher or lower index slots if the number of slots exceeds the number of transmit channels available in the selected TDM format.

# I<sup>2</sup>S/TDM Channel Format

In standby mode, there is no upstream traffic on the A<sup>2</sup>B bus. Only a minimal (19-bit) SCF exists to keep all of the slave nodes synchronized, and there is no SRF. Header count errors and CRC errors are ignored, and data slots are disabled. GPIO settings retain their values while in standby mode.

The following examples describe the I<sup>2</sup>S/TDM output format in bus monitor mode.

The DTX0 pin transmits in the first two 32-bit I<sup>2</sup>S/TDM transmit channels' downstream frame status bits, followed by the downstream control frame information. Further I<sup>2</sup>S/TDM channels, if available and allowed, carry the downstream synchronous data. The A2B\_DNOFFSET register provides an offset between the downstream data slots and the data slots produced on DTX0.

The DTX1 pin transmits in the first two 32-bit I<sup>2</sup>S/TDM transmit channels' upstream frame status bits, followed by the upstream response frame information. Further I<sup>2</sup>S/TDM channels, if available and allowed, carry the upstream synchronous data. The A2B\_UPOFFSET register provides an offset between upstream data slots and the data slots produced on DTX1.

During discovery and initialization, the host programs the data slot format register (A2B\_SLOTFMT) in the master transceiver, which auto-broadcasts this information to the slaves. An attached bus monitor can listen to this control message and derive the slot size settings (32 bits maximum).

Data is always transmitted MSB-aligned.

The parity bits are not included in the I<sup>2</sup>S/TDM channels, but the A2B\_ERRMGMT register may be used to indicate data slot errors in the LSB of the data, below the LSB of the data, or in an additional error channel following the data channels.

The *TDM16 Downstream Example (DTX0 Pin) Registers* figure shows the downstream data produced for monitoring on the DTX0 pin with A2B I2SGCFG. TDMMODE = TDM16.

SCEMISSED HDCN	TERR CROERR										
Channel 1			CNT	NAM	<b>E</b> C 0		NODE	RW	0		
Channel 2	ADDRESS	DATA						CRC-16			
Channel 3		Downs	tream Dat	a Slot Di	OFFSE	T .					
Channel 4		Downstr	eam Data	Slot INC	FFSET+	-1					
Channel 5		Downstr	eam Data	Slot INC	FFSET+	-2					
Channel 6	Downstream Data Slot DiOF FSET+3										
Channel 7	Downstream Data Slot DiOF FSET+4										
Channel 8	Downstream Data Slot DNOF FSET+5										
Channel 9	Downstream Data Slot DIOF FSEI+6										
hannel 10		Downsti	eam Data	Slot INC	FFSET+	-7					
hannel 11		Downsti	eam Data	Slot INC	FFSET+	8					
hannel 12		Downsti	eam Data	Slot INC	FFSET+	9					
hannel 13		Downstr	am Data	Slot DVO	FSET+	10					
hannel 14		Downstr	am Data	Slot DVO	FSET+	11					
hannel 15		Downstr	am Data	Slot DVO	FSET+	12					
hannel 16		Downstn	am Data	Slot DVO	ESET+	13		-		-	

Figure 3-18: TDM16 Downstream Example (DTX0 Pin) Registers

The *TDM16 Upstream Example (DTX1 Pin) Registers* figure shows the upstream data produced for monitoring on the DTX1 pin with A2B\_I2SGCFG. TDMMODE = TDM16.

SRFMISSED HDC	NIERR ORGERR IORGERR					
Channel 1		CNT	ACK I2C 0	NODE	DAI	IA .
Channel 2	WAIT RW DV	CRC-16		IRQ 0	IRQNODE	CRC-4
Channel 3		Upstream Data	Slot UPOFFSET			
Channel 4		Upstream Data S	Slot UPOFFSET+1			
Channel 5		Upstream Data S	Slot UPOFFSET+2			
Channel 6		Upstream Data S	Slot UPOFFSET+3			
Channel 7		Upstream Data S	Slot UPOFFSET+4			
Channel 8		Upstream Data S	Slot UPOFFSET+5			
Channel 9		Upstream Data S	Slot UPOFFSET+6			
Channel 10		Upstream Data S	Slot UPOFFSET+7			
Channel 11		Upstream Data S	Slot UPOFFSET+8			
Channel 12		Upstream Data S	Slot UPOFFSET+9			
Channel 13		Upstream Data S	lot UPOFFSET+10			
Channel 14		Upstream Data S	lot UPOFFSET+11			
Channel 15		Upstream Data S	lot UPOFFSET+12			
Channel 16		Upstream Data S	lot UPOFFSET+13		<del> </del>	<del></del>

Figure 3-19: TDM16 Upstream Example (DTX1 Pin) Registers

## Start Up Sequence

The required start-up sequence is a function of whether the bus monitor node attaches to the bus before or after  $A^2B$  system discovery and initialization, as controlled by the A2B BMMCFG.BMMNDSC bit:

#### **Before Discovery**

When A2B BMMCFG.BMMNDSC = 0, the following sequence of events occurs:

- 1. Ensure that the probed bus segment is not DC-biased (A2B\_SWCTL.ENSW = 0 in the immediately upstream node).
- 2. Physically attach the bus monitor to the bus segment (probe point).
- 3. Set A2B BMMCFG.BMMEN = 1 and A2B BMMCFG.BMMRXEN = 1 through  $I^2C$ .
- 4. Configure I<sup>2</sup>S/TDM transmit settings through I<sup>2</sup>C in the A2B\_I2SGCFG, A2B\_I2SCFG, A2B\_I2SRATE, A2B\_SYNCOFFSET and A2B\_ERRMGMT registers to match the desired timing and format characteristics.
- 5. The host starts discovery of the next-in-line node by applying bus power to the probed bus segment and then writing the A2B DISCVRY register in the master transceiver.

- 6. The I<sup>2</sup>S/TDM interface starts transmitting after the bus monitor node locks its PLL. The IRQ pin on the bus monitor node goes high to indicate that the node found lock. This event should occur before the next-in-line node starts responding.
- 7. Writes to the A2B\_BCDNSLOTS, A2B\_LDNSLOTS, A2B\_LUPSLOTS, A2B\_DNSLOTS, A2B\_UPSLOTS, A2B\_SLOTFMTA2B\_DATCTL, A2B\_TESTMODE, A2B\_I2SRRATE, A2B\_I2SRRCTL, A2B\_UPMASK0 through A2B\_UPMASK3, and A2B\_DNMASK0 through A2B\_DNMASK3 registers in the next-in-line slave node on the probed bus segment are mirrored in the bus monitor node, where they are locally accessible over the I<sup>2</sup>C interface. Application of a new data structure on the bus (when the host sets the A2B\_CONTROL.NEWSTRCT bit in the master transceiver) is also applied to the bus monitor node.
- 8. The DTX[1:0] pins do not transmit data slot content unless the bus monitor has seen a broadcast write resulting from the host setting the A2B\_DATCTL.ENDSNIFF bit in the master transceiver.

#### **After Discovery**

When A2B BMMCFG.BMMNDSC = 1, the following sequence of events occurs:

- 1. The downstream slave node of the probed bus segment is already DC-biased and discovered.
- 2. Set A2B\_BMMCFG.BMMEN = A2B\_BMMCFG.BMMNDSC = 1 through the  $I^2C$  interface.
- 3. Physically attach the bus monitor to the bus segment (probe point).
- 4. Set A2B\_BMMCFG.BMMRXEN = 1 through the I<sup>2</sup>C interface. After the bus monitor transceiver correctly locks to the SCFs, the IRQ pin goes high.
- 5. Initialize the A2B\_RESPCYCS register to 0x20 through the I<sup>2</sup>C interface. The appropriate value for A2B\_RESPCYCS is determined from the SRF timing and updates automatically.
- 6. Configure I<sup>2</sup>S/TDM transmit settings through the I<sup>2</sup>C interface in the A2B\_I2SGCFG, A2B\_I2SCFG, A2B\_I2SRATE, A2B\_SYNCOFFSET and A2B\_ERRMGMT registers to match the desired timing and format characteristics.
- 7. If the monitoring of control and response frames alone is desired, this step can be skipped. If monitoring of data slots is desired (and the host allows access to them), configure the A2B\_DNSLOTS, A2B\_UPSLOTS, A2B\_SLOTFMT and A2B\_DATCTL registers through the I<sup>2</sup>C interface. The correct values for these registers can come from values previously stored in memory after sniffing the same bus segment during discovery and initialization. If values are completely unknown, then software can try different values to find suitable settings.
  - The A2B\_DNSLOTS register represents the number of downstream data slots at the A-side transceiver circuit of the next-in-line downstream slave.
  - The A2B\_UPSLOTS register represents the number of upstream data slots at the A-side transceiver circuit of the next-in-line downstream slave.
  - The A2B\_SLOTFMT register represents the data slot format.

- The A2B\_DATCTL.DNS and A2B\_DATCTL.UPS bits must match the committed values in the downstream slave node. The DTX0 and DTX1 pins do not transmit data slots in I<sup>2</sup>S/TDM channels if these bits are not set.
- 8. The DTX[1:0] pins do not transmit data slot content unless the bus monitor has seen a broadcast write resulting from the host setting the A2B\_DATCTL.ENDSNIFF bit in the master transceiver.

# **Optimizing EMC Performance**

EMC performance is critical in an A<sup>2</sup>B transceiver system design. The transceivers have several programmable features that can be utilized to optimize EMC performance:

- Spread-Spectrum Clocking
- Programmable LVDS Transmit Levels
- Data-Only and Power-Only Bus Operation

### **Spread-Spectrum Clocking**

Spread-spectrum clocking can be used to reduce narrowband emissions on a PCB. By default, spread-spectrum clocking is disabled on the transceiver, but writes to the A2B\_PLLCTL register can enable spread-spectrum clocking during discovery. The A2B\_PLLCTL register contains settings that enable spread-spectrum clocking for clocks that are internal to the transceiver.

If spread-spectrum clocking support is enabled for the internal clocks, spread-spectrum clocking can also be enabled for both the I<sup>2</sup>S interface and the programmed CLKOUTs. Enabling spread-spectrum clocking for internal clocks, CLKOUTs, and the I<sup>2</sup>S interface may reduce narrowband emissions by several dB on a particular node.

**ATTENTION:** When spread-spectrum clocking is enabled on a clock output, the TIE jitter on that clock increases.

To enable an A<sup>2</sup>B network with spread-spectrum clocking, all nodes must be set to the same depth and frequency. Follow this sequence to set the nodes:

- 1. Discover all slaves.
- 2. Configure spread-spectrum for all nodes (including the master) with a broadcast write to the A2B\_PLLCTL register of each node.

For a single node with spread spectrum (including systems with the AD2421/AD2422/AD2425 models), follow this sequence:

- 1. Discover all nodes.
- 2. Configure spread spectrum (by setting the A2B\_PLLCTL register) for each slave, one at a time.
  - a. The A2B\_PLLCTL.SSDEPTH bit is limited to setting 0x0.
  - b. Adjacent nodes must have the same A2B PLLCTL.SSFREQ setting.

**NOTE:** A broadcast write to the A2B\_PLLCTL register is mandatory when all the nodes in the system are enabled with spread spectrum. Set the A2B\_NODEADR. BRCST bit and initiate a write to the A2B\_PLLCTL register with A2B\_BUS\_ADDR. A broadcast write effects all nodes. It occurs in the master first and then in the slave nodes during the next SCF.

Sequential programming of spread spectrum must follow the single node guidelines. The A2B\_PLLCTL.SSDEPTH bit is limited to setting 0x0 for sequential programming of spread spectrum clocking, as well as in a system with a single node with spread spectrum clocking enabled.

The A2B\_PLLCTL.SSMODE field can be set to protocol only or  $I^2S$ + protocol, whether or not spread spectrum clocking is enabled.

#### **Programmable LVDS Transmit Levels**

The LVDS transmitter can be set to transmit the signal at high, medium, or low levels. Higher transmit levels yield greater immunity to EMI, while lower transmit levels can reduce emissions from the twisted-pair cables that link A<sup>2</sup>B bus nodes together.

The LVDS transmit levels can be changed by adjusting the settings in the A2B\_TXACTL (A-side) or A2B\_TXBCTL (B-side) register. If a non-default transmit level is desired, A2B\_TXxCTL must written on each node (during discovery) before setting the A2B\_SWCTL.ENSW bit. The A2B\_TXACTL.TXAOVREN enable bit must be set in order for the TXxLEVEL setting to take effect.

### Data-Only and Power-Only Bus Operation

The A<sup>2</sup>B bus can be operated without closing the PMOS switch to send a DC bias downstream. This requires that the A<sup>2</sup>B\_CONTROL.SWBYP bit is set instead of the A<sup>2</sup>B\_SWCTL.ENSW bit during discovery. Conversely, the A<sup>2</sup>B\_SWCTL.DISNXT bit allows a DC bias to be sent downstream without the presence of data. This setting should be applied at the same time as the write to set the A<sup>2</sup>B\_SWCTL.ENSW bit during discovery. These modes are used primarily for debug purposes.

# Cross-Over or Straight-Through Cabling

Straight-through cables can be supported by swapping the DC-coupling at the B-side connector. For hardware designed to support straight-through cables, the A2B\_CONTROL.XCVRBINV bit must be set during discovery to ensure proper operation. This is done before setting the A2B\_SWCTL.ENSW bit for each slave that is connected with a straight-through cable.

**IMPORTANT:** Ensure that the A2B\_CONTROL.XCVRBINV bit is not overwritten while doing other operations such as writing to the A2B\_CONTROL.NEWSTRCT bit (which applies a new structure).

# 4 A<sup>2</sup>B Event Control

The A<sup>2</sup>B protocol engine contains a set of registers that provide support for interrupts to the host. These registers include:

- A2B INTSTAT
- A2B INTSRC
- A2B INTTYPE
- A2B INTPND0 through A2B INTPND2
- A2B INTMSK0 through A2B INTMSK2

To register slave interrupt requests in the master node, unmask the slave interrupts in the A2B\_INTMSK0 and A2B\_INTMSK1 registers. In master nodes only, also unmask interrupts in the A2B\_INTMSK2 register.

The active polarity of the A2B\_IRQ pin is set using the A2B\_PINCFG register. By default, interrupt requests are indicated with a high level on the A2B\_IRQ pin and the setting of the A2B\_INTSTAT. IRQ bit. An active interrupt request in the master transceiver is cleared and revised on a host read of the master transceiver A2B\_INTTYPE register. This process also applies to the master node receiving an interrupt request from a slave node.

The master transceiver register (A2B\_INTSRC) indicates whether the active interrupt is generated by the master node or by a slave node (where it also supplies the ID of the slave node). The A2B\_INTTYPE register in the master transceiver contains information that the host uses to determine the interrupt cause. Priority logic automatically determines the value of the A2B\_INTSRC and A2B\_INTTYPE registers. Other pending interrupt requests can appear after reading the A2B\_INTTYPE register. The A2B\_IRQ pin goes low for one f<sub>SYSBCLK</sub> cycle (-20 ns) when the A2B\_INTTYPE register is read. The pin immediately transitions to high if there are pending interrupt requests.

When masked interrupts occur, they are registered as sticky bits in the A2B\_INTPND0 through A2B\_INTPND2 registers but do not trigger interrupt requests. Once unmasked, any pending interrupts trigger interrupt requests following this order of priority:

- Master interrupts have priority over slave node interrupts.
- Lower slave node ID numbers take priority over higher numbers.
- Lower number A2B INTTYPE has priority over higher number.

- A2B INTPND0 takes priority over A2B INTPND1, which takes priority over A2B INTPND2.
- Lower numbered bits in the pending registers A2B\_INTPND0 to A2B\_INTPND2 take priority over higher numbered bits.

The IRQ signal is immediately asserted when the master transceiver receives an interrupt request from a slave.

#### Host Response to Interrupt Requests

When the host receives an interrupt request from the master node (indicated by the IRQ signal going high), the host can read the A2B\_INTSRC and A2B\_INTTYPE registers to obtain the slave node ID that generated the interrupt request and the type of interrupt request, respectively. This can be accomplished by performing a single 2-byte read, starting at the A2B\_INTSRC address, which reads both registers. At the completion of the A2B\_INTTYPE register read, the active interrupt is cleared and IRQ goes low if there are no further pending interrupts.

#### Interrupt Latency

Interrupts are signaled upstream from a slave transceiver to the master transceiver within the Synchronization Response Frame (SRF). Interrupts that engage after the beginning of the SRF (after the slave node starts driving the AP and AN pins) are signaled to the master in the SRF of the next superframe. Assuming there are no other interrupts with a higher priority that mask the IO pin interrupt in question, the latency between a slave node IO pin and master node IRQ is the sum of:

- Four SYSBCLK cycles for pin interrupt generation (81.4 ns) +
- One superframe latency to get into SRF (20,833.3 µs) +
- 64 SYSBCLK cycles for the length of the SRF (1,302.1 ns) +
- Five SYSBCLK cycles for master Rx latency (101.7 ns) +
- Two SYSBCLK cycles for IRQ logic in the master node (40.7 ns)

In addition to this total latency of 22.36  $\mu$ s, there is an additional nine SYSBCLK cycles of latency for each slave that the SRF must pass through (N × 183.1 ns). For example, in a system with three slaves, a GPIO interrupt from slave 2 to the master has a maximum latency of "22.36  $\mu$ s + (2 x 0.183)  $\mu$ s = 22.73  $\mu$ s".

# **Error Management**

The following sections provide information about error management. All data transmitted over the A<sup>2</sup>B bus is checked for line code violations (DDERR) at the receiving end. Additionally, the SCF and SRF use cyclic redundant codes (CRC), and every synchronous data slot uses a parity bit for extra error detection certainty, as shown in the *Frame Structure Details* figure.




Figure 4-1: Frame Structure Details

#### **Downstream Data Error Detection**

A 16-bit cyclic redundant code (CRC) is part of any downstream control data inside the SCF. This CRC determines on the receiving side if the SCF data is corrupted during transmission.

The SCF has a preamble to indicate the start of a superframe. It provides a bit pattern that slaves use for clock and frame synchronization. If this frame sync is not detected by a slave, the error is treated as a CRC error.

## **Upstream Data Error Detection**

A 16-bit cyclic redundant code is part of any upstream response data inside the SRF. The CRC determines on the receiving side if the SRF data is corrupted during transmission. Interrupt request fields have an extra CRC (ICRC) inside the SCF to prevent wrong interrupts from being triggered.

The SRF has a preamble to indicate the start of the response frame. It provides a bit pattern that is used for clock and frame synchronization. If this frame sync is not detected by an upstream node, the error is captured as an SRFCRCERR in the slave nodes and as a CRCERR is the master node.

#### **Data Slot Error Correction**

Possible cases for automatic correction of received data slots in a node are described as follows.

- If the frame sync preamble is not seen, all data slots received from the bus are automatically replaced with previous, good values.
- If a CRC error is detected in the SCF by a slave (A2B\_INTPND0.CRCERR =1), all downstream data slots received from the bus are replaced with previous, good values.
- If a CRC error is detected in the SRF by the master (A2B\_INTPND0.CRCERR =1), all upstream data slots received from the bus are replaced with previous good values.

• If a data decoding error (A2B\_INTPND0.DDERR =1) or a data parity error (A2B\_INTPND0.DPERR =1) is detected within a data slot, the received erroneous data slot is replaced automatically with a previous, good slot value.

### **Control and Response Error Handling**

When a host accesses registers over I<sup>2</sup>C and A<sup>2</sup>B (for example, I<sup>2</sup>C over distance), the synchronization control frame (SCF) and the synchronization response frame (SRF) carry this data exchange. If there is a communication error in the control frame or the response frame, the master node automatically initiates a retry of the register access. The master node retries multiple times until either the access is successful or an I<sup>2</sup>C timeout occurs in the master. During the retry time, I<sup>2</sup>C clock stretching is applied, which signals to the host that the transaction is not completed. If there is an I<sup>2</sup>C timeout (the I<sup>2</sup>C timeout occurs after 30 superframes), the master flags an I2CERR interrupt, to which the host can respond.

Corrupted received interrupt requests in the master are ignored. If a real interrupt event occurs, an interrupt is automatically re-generated by the slave since it is not cleared.

### **Error Signaling**

Any communication error, flagged in the A2B\_INTPND0 or A2B\_INTPND2 register, triggers an interrupt request when the corresponding interrupt is enabled in the A2B\_INTMSK0 or A2B\_INTMSK2 register, respectively. These interrupt requests use the A2B\_IRQ pin or the A2B\_INTSTAT.IRQ bit to signal the request to the host. The host can then read the A2B\_INTSRC and A2B\_INTTYPE registers to determine what the error is and where it occurred.

The A2B\_BECCTL register selects which communication errors are counted and what counter threshold must be exceeded for an interrupt request to be generated. Using this feature, certain single-bit communication errors do not have to generate an interrupt unless they significantly accumulate over the time period since the A2B\_BECNT register was last cleared. Additionally, three different methods to signal data slot errors over the I<sup>2</sup>S/TDM interface can be selected using the A2B\_ERRMGMT register (see Error Management Register for details).

# A<sup>2</sup>B Communication and Bit Errors

The A<sup>2</sup>B communication and bit errors are:

• HDCNTERR (A2B INTTYPE = 0)

The SCF and SRF fields contains a 2-bit field CNT. In the SCF, the CNT field is incremented (modulo 4) from the value used in the previous superframe. In the SRF, the received value of the CNT field in the SCF is transmitted back to the master node. HDCNTERR indicates that the current node has detected a header count error. For the master node, this means that the synchronization response frame has a different CNT value than expected. For a slave node, this means that the synchronization control frame has a different value than expected.

• DDERR (A2B INTTYPE = 1)

The DDERR error indicates a missing clock edge in the Differential Manchester data stream on the A<sup>2</sup>B bus. The data decoding error is reported only on data slots that are being consumed by the particular node. A data decode error in an SCF/SRF results in a CRC error and does not raise a data decoding error.

• CRCERR (A2B INTTYPE = 2)

The CRCERR error indicates that a slave node detects a CRC error in the received SCF field. For the master node, the error indicates a CRC error in the received SRF field.

• DPERR (A2B INTTYPE = 3)

A data slot on the A<sup>2</sup>B bus is protected by a parity bit. The DPERR error is reported only on data slots that are consumed by the particular node. Nodes do not check parity for the slots that are just passed through it.

• BECOVF (A2B INTTYPE = 4)

The A2B\_BECCTL. THRESHLD field configures the number of bit errors (HDCNTERR, DDERR, CRCERR, DPERR, and ICRCERR) to be counted before the A2B\_INTPNDO.BECOVF bit is set. This threshold is useful if it is not desired to signal the interrupt for every bit error. The threshold can be set based on acceptable noise and robustness over a particular period of time. The bit error counter should be cleared periodically. Excessive bit errors set the A2B\_INTPNDO.BECOVF bit and signal the interrupt. Bit error thresholds can be independently set at master and slave nodes.

• SRFERR (A2B INTTYPE = 5)

The SRFERR error indicates that the SRF of a later node is not received prior the local timing window being expired, and the affected node generates its own SRF, which is being up-streamed to any earlier nodes. The error is valid for master and slave nodes.

SRFCRCERR ( A2B\_INTTYPE = 6)

The SRFCRCERR error indicates that the current slave node detected a CRC error in the SRF field. Usually, when a slave node detects a CRC error in the SRF, it flags the SRFCRCERR error bit of the node. The slave does not try to correct the error and passes the SRF as-is upward. But the exception is, in case of a response to a command, the slave node inserts its own SRF, including the CRC. In the master node, the CRCERR field is used to indicate a CRC error in the SRF.

• PWRERR (A2B\_INTTYPE = 9-15)

PWRERR is the mask bit for errors from the DLPS (digital line power switch) block; LDO2 is used internally for powering the DLPS block.

### Slave Interrupt Handling

This section describes how slave node interrupts are internally handled by the master node. When an interrupt occurs in a slave node, the following sequence of events happens in response:

1. After the slave node interrupt occurs, the related bits in the A2B\_INTPND0, A2B\_INTPND1, and A2B\_MBOX0STAT registers of the slave transceiver are set.

- 2. If the A2B\_INTSTAT.IRQ bit is low, it gets set. The highest priority pending interrupt type is then written to the A2B\_INTTYPE register.
- 3. The slave node begins signaling the IRQ in the interrupt field of the SRF. Any upstream slaves without an active interrupt passes this field upstream.
- 4. When the master node receives an interrupt field with a valid CRC and the IRQ field set, then master node sets its A2B\_INTSTAT.IRQ bit if the bit is not already set. The master then updates the A2B\_INTSRC register with the slave number and sets the A2B\_INTTYPE register to 0x80. At this point, the IRQ pin of the master node is driven active.
- 5. The master automatically reads the A2B\_INTTYPE register from the appropriate slave and updates its A2B\_INTTYPE register. This is held off if there is a new structure being applied (A2B\_CONTROL.NEWSTRCT set within the last five superframes), or if a remote I<sup>2</sup>C stop command needs to be sent.
- 6. Once the A2B\_INTTYPE is read, the master automatically performs a write to the appropriate slave to clear the interrupt. This is held off if there is a new structure being applied, or if a remote I<sup>2</sup>C stop command needs to be sent. At this point, the slave stops signaling the interrupt in the SRF.
- 7. When the IRQ pin of the master node is asserted as a result of the slave interrupt, the host processor reads the A2B\_INTSTAT and A2B\_INTTYPE registers to ascertain the interrupt type and identify which slave node raised the interrupt.

If the host reads A2B\_INTTYPE from the master after step 4 but before step 5 completes, the host may read 0x80 from A2B\_INTTYPE field eventually updates.

When the host reads A2B\_INTTYPE = 0x80, an additional read of the A2B\_INTTYPE register is recommended to confirm the interrupt type. If a slave signals an interrupt and then drops off the bus (presumably, due to a switch fault), the next upstream slave eventually switches to being the last slave after 32 frames of missed SRFs. At this point, if the master node (not the host processor) is still internally attempting to read A2B\_INTTYPE from the missing slave, the newly last slave sends a special SRF, indicating to the master that the read cannot go through. This causes A2B\_INTTYPE to be set to 0xFD and the interrupt identification process to terminate. Since the missed SRF timeout is 32 superframes (after which the upstream node becomes the last node), the error type 0xFD is unlikely.

In other words, the slave A2B\_INTTYPE read error (0xFD) interrupt occurs when the master is attempting to read A2B\_INTTYPE from a slave based on a received interrupt but receives a response from an upstream slave indicating that slave is now the last slave. The main difference between A2B\_INTTYPE = 0xFD and A2B\_INTTYPE = 0x80 is that A2B\_INTTYPE = 0x80 can be seen while the master is still attempting to read A2B\_INTTYPE, so it may subsequently resolve, whereas A2B\_INTTYPE 0xFD cannot resolve.

If a slave just reports an interrupt to the master, without any additional line failures after that. If after step 4, the host reads A2B\_INTTYPE too fast, it reads A2B\_INTTYPE = 0x80, resulting in the IRQ to be cleared. The master does not reassert the IRQ if the A2B\_INTTYPE register is read before the register value is updated from a slave.

If the host reads the A2B\_INTSRC register, then the A2B\_INTTYPE register after seeing the IRQ (which is recommended), then the A2B\_INTTYPE value is valid (unless there is a line error).

If a slave with no pending interrupt disconnects from the rest of the bus, the upstream slave generates the SRFERR in 32 consecutive superframes.

#### **Error Management Register**

When A<sup>2</sup>B data slots are not received correctly (detected by a parity error or a data decode error on any bit in the slot), the last good sample received for that slot is repeated. The A<sup>2</sup>B\_ERRMGMT register also controls the three ways in which bad data slots can be indicated across the I<sup>2</sup>S/TDM interface.

When the A2B\_ERRMGMT.ERRLSB bit is set, the LSB of each data slot is used to indicate whether the slot is received correctly or not. For example, in the master node with 24-bit upstream slot size, the 24<sup>th</sup> data bit sent over DTX0 or DTX1 is low if the data is valid and high if the data is not valid. Using this method changes the meaning of the LSB in the received I<sup>2</sup>S/TDM data words.

When the A2B\_ERRMGMT. ERRSIG bit is set, all bits below the LSB of each data slot are used to indicate whether the slot is received correctly or not. With a 24-bit slot size, the last 8 bits in each 32-cycle data slot are low if the data is valid and high if the data is not valid. If the A2B\_ERRMGMT. ERRSIG bit is not set, the extra eight bits are always low. Using this method preserves the meaning of the LSB in the received I<sup>2</sup>S/TDM data words, but the data word size must be smaller than the data channel size for this method to work. Data channel width is usually 32 bits, but it can be programmed to 16 bits.

When the A2B\_ERRMGMT. ERRSLOT bit is set, the number of slots generated on the A²B bus is incremented by 1. In the master node, the protocol engine normally writes A2B\_UPSLOTS pieces of data to the frame buffer each superframe. In a slave node, the number of slots written is normally A2B\_LDNSLOTS+ A2B\_BCDNSLOTS. The additional data slot enabled by using this method is appended to the end of the configured A²B traffic and contains a single bit of error information for each of the preceding data slots in that superframe. The MSB of the extra slot indicates an error occurred in data slot 0. The next bit indicates an error in data slot 1, and so on. For example, 0x80000000 indicates that there was an error in slot 0, while 0xffffff00 indicates that slots 0 through 23 all contained errors. If the A2B\_I2SGCFG.TDMSS bit is set for a channel size of 16 bits, only the first 16 data channels can be reported. If the A2B\_I2SGCFG.TDMSS bit is set for a channel size of 32 bits, up to 32 data channels can be reported for errors.

## **Bit Error Control Register**

The A2B\_BECNT register controls bit error counting, including interrupt thresholds of  $2^n$ , where n ranges from 1 to 8. It selects which communication errors enter a counter and at what counter-threshold an interrupt request is generated. Using this feature, certain single-bit communication errors do not have to generate an interrupt unless they significantly accumulate over the time period when the A2B\_BECNT register is last cleared.

# **Testing and Debugging**

For testing and debugging, the transceiver allows generation of interrupts and bit errors using the raise A2B RAISE and generate error A2B GENERR registers.

#### Raise (A2B RAISE) Register

The A2B\_RAISE register allows the host to generate an interrupt in any node in the system via software. The register must be written over the A<sup>2</sup>B bus, as writes to the register from the local I<sup>2</sup>C port have no effect.

#### Generate Error (A2B GENERR) Register

- Ox01 Generate Header Count Error (A2B GENERR.GENHCERR)
  - 1. When the master node generates the header count error:

The master node changes the 2-bit CNT field in the SCF for one frame only. In the subsequent frame, it sends the correct CNT field.

Because each slave node receives the SCF, all slaves detect the (A2B\_INTPND0.HDCNTERR) error.

2. When a slave node generates the header count error:

The slave node changes the 2-bit CNT field in the SRF. Generally, the slave node passes the received SRF as-is from a downstream slave node. In this case (because the slave node is receiving the write to the A2B\_GENERR command in the frame), it is already generating a response with its own SRF, but with the wrong CNT field, as the command indicated.

Though the upstream slave nodes receive the SRF, the nodes do not check whether the CNT field is correct or not. The slave nodes only generate A2B\_INTPND0.HDCNTERR on checks of the SCF. Therefore, when the slave node generates this error, only the master node detects it.

• Ox02 Generate Data Decoding Error (A2B\_GENERR.GENDDERR)

Generating a data decoding error requires a Manchester coding violation to be applied to data slots, not to the SCF and SRF fields.

1. When the master node generates the data decoding error:

The master node induces a Manchester encoding error on the first downstream data slot (slot 0 only). It does not inject the error on any other data slots. Since nodes report the data decode error only on data slots that are consumed, only the slave nodes that consume slot 0 detect the error when the master generates it. When a slave node passes (without consuming) the data downstream, it sends the same bit stream that it receives and does not detect the error.

2. When a slave node generates the data decoding error:

The slave node induces a Manchester encoding error on the first upstream data slot it contributes, not on any passed data slot(s). If the slave contributes more than one upstream slot, it only induces the error on the first one. Slave nodes do not induce encoding errors on downstream data.

Since data decode errors are only reported on data slots which are consumed, only the upstream nodes that consume the first contributed upslot detect the error. If an upstream slave node or a master node does not consume the first contributed data slot, then it does not detect the error.

- 0x04 Generate CRC Error (A2B GENERR.GENCRCERR)
  - 1. When the master node generates the CRC error:

The master node induces the error in the CRC field of the SCF for one frame only. Because each slave node receives the SCF, all slaves detect the error in the CRC.

2. When a slave node generates the CRC error:

Slave nodes induce the error in the CRC field of the SRF for one frame only. Since all upstream slave nodes receive the SRF and check the CRC, all of them detect this error when any downstream slave generates it. The slave nodes report the SRF CRC errors in the A2B\_INTPNDO.SRFCRCERR field, but these errors are not counted by the bit error counter. The master node detects the error as A2B\_INTPNDO.CRCERR and increments the bit error counter, if enabled.

- Ox08 Generate Data Parity Error, A2B GENERR.GENDPERR
  - 1. When the master node generates the data decoding error:

The master node induces the data parity error on the first downstream data slot (slot 0). It does not induce the error on other data slots. When the master node generates the data parity error, only the slave nodes that consume slot 0 detect it. Slave nodes that do not consume slot 0 do not detect it.

2. When a slave node generates the data decoding error:

A slave node induces the data parity error on only the first upstream data slot it contributes. It does not induce the error in the downstream portion of the superframe. When a slave node generates the error, all of the upstream nodes that consume the first contributed slot detect it. If an upstream slave node or a master node does not consume the first contributed data slot, it does not detect it.

- Ox10 Generate Interrupt Frame CRC Error (A2B GENERR.GENICRCERR)
  - 1. The master node cannot generate the interrupt frame CRC error.
  - 2. When a slave node generates the interrupt frame CRC error, only the master node is able to detect that error. Other upstream slave nodes do not check the CRC in the interrupt frame.

# **Unique ID**

Each transceiver contains a 48-bit unique ID. Read the A2B\_CHIPID0 through A2B\_CHIPID5 registers to obtain the unique ID. If a read of the unique ID fails, an interrupt is generated (A2B\_INTTYPE = 0xFC), which indicates that the unique ID cannot be recovered. If this occurs, return the transceiver to Analog Devices.

# 5 A<sup>2</sup>B System Debug

The following sections provide information on system diagnostics for fault isolation and correction. In addition to the A<sup>2</sup>B line fault detection, a loop back test mode is provided to validate the I<sup>2</sup>S/TDM connections in master and slave nodes.

# **Line Fault Diagnostics**

This section discusses the A<sup>2</sup>B line fault diagnostics. It provides descriptions of different faults and programming instructions on how to react to line fault events in software. Line faults are detected during discovery but also can appear post discovery (delayed faults).

**NOTE:** The A2B\_SWCTL.DIAGMODE bit must be set to 1 only when localizing the faults. Under all other conditions, the bit must be set to 0 to ensure proper operation of the device.

### **Diagnostics During Discovery**

The *Line Faults* table shows the different types of line faults and the pins affected by the faults. All faults can be detected and localized during discovery of the bus. When a fault is detected during discovery, the switches that enable bias current to the next in line node are disconnected automatically.

Open wires are indicated by the A2B\_INTTYPE register value of 0x0C.

Wires accidentally connected to the wrong port of the next node (port B instead of port A) also can create the same response or flag 0x0D to the A2B\_INTTYPE register.

Reverse wire faults occur when the positive wire of one node accidentally connects to the negative input of the next in line node. This event is flagged with the A2B\_INTTYPE register value 0x0D or indicated by a timeout while waiting for the discovery done response (A2B\_INTTYPE = 0x18).

Timeout during discovery also occurs when an invalid value is programmed to the A2B\_DISCVRY.DRESPCYC bit field, or if the next in line node has a physical defect that prevents the node from responding.

The faults that require specific software flow for detection and localization are shown with shading in the table.

**NOTE:** The A2B\_SWCTL.ENSW bit is not cleared automatically when a line fault opens the bias switches; this has to be done in software. The A2B\_SWCTL.ENSW bit in the master transceiver should be set to 0 in the event of a critical line fault to disconnect bus bias to any bus segments.

Table 5-1: Line Faults

Wires	Affected Pins	Detect	Localize	INTTYPE	Remarks			
Partial Bus Opera	tion May Continue j	for Nodes Upst	ream of the F	Tault				
Open	BP	Yes	Yes	0x0C	Open wires (BP and BN are the B-side positive and			
	BN				negative connector pins)			
	BN and BP							
Wrong Port	B to B' port	Yes	Yes	0x0C or 0x0D	B' is B-side of next in line node			
Reverse Wires	BN to AP and BP to AN	Yes	Yes	0x0D	Wrong port or reverse wires (AP is the A side positive connector pin of the next in line node)			
				No 0x18 timeout (no DSCDONE interrupt)	Reverse wires undetected by hardware diagnostics			
Defective Node	NA	Yes	Yes	No 0x18 timeout (no DSCDONE interrupt)	Defective node or wrong software parameter value for A2B_DISCVRY.DRESPCYC			
Short of Wires	BP with BN	Yes	Yes	0x0B	Wires shorted together			
Critical Faults		'	-					
Short to Ground	BP	Yes	Yes	0x09	Positive wire shorted to ground			
	BN		Yes	0x29	Software routine localizes fault			
Short to V <sub>BAT</sub>	BN	Yes	Yes	0x0A	Negative wire shorted to V <sub>BAT</sub>			
	BP	1	Yes	0x2A	Software routine localizes fault			

**CAUTION:** The short to ground and short to  $V_{BAT}$  faults are critical faults for which the whole bus shuts off. Normal  $A^2B$  bus operation should always be discontinued, including removal of bus phantom power by the master node (independent of line fault location). Program the A2B\_SWCTL.ENSW bit = 0 to the master transceiver until the fault is corrected.

For the following faults, partial  $A^2B$  bus operation can continue between the master and slave nodes which are upstream of the line fault location.

- Open
- Wrong port
- Reverse wires
- Defective node
- Wrong discovery parameter for next-in-line node

Wires shorted together

# **Registers for Line Diagnostics**

The following registers are used to diagnose line faults on the A<sup>2</sup>B bus. Refer to the *Register Descriptions* section for details.

- The A2B\_SWCTL register controls the bias voltage to be switched onto the B-side A<sup>2</sup>B bus link for the next in line nodes. The register also provides special line fault sensing modes.
- The A2B SWSTAT register provides line diagnostics status information.
- The A2B\_INTSRC register contains information about the source of an active interrupt, which slave generated it, or whether the interrupt originates from the master. Line errors can be located with this register.
- The A2B\_INTTYPE register stores information about the type of the current interrupt request. A read of this register clears the corresponding interrupt.

### **Open Wire Fault**

The *Open Wire Fault* figure shows an open wire fault between 'SLAVE0' and 'SLAVE1'. Communication continues between the 'MASTER' and 'SLAVE0' when this fault occurs between 'SLAVE0' and 'SLAVE1'.




Figure 5-1: Open Wire Fault

#### **Short of Wires Fault**

The *Short of Wires Fault* figure shows a short of wires to each other line fault between 'SLAVE0' and 'SLAVE1'. Communication continues between the 'MASTER' and 'SLAVE0' when this fault occurs between 'SLAVE0' and 'SLAVE1'.




Figure 5-2: Short of Wires Fault

#### Short To GND BP

The *Short to GND BP Fault* figure shows the BP wire shorted to ground between 'SLAVE0' and 'SLAVE1'. All bus communication stops when this fault occurs between 'SLAVE0' and 'SLAVE1'.




Figure 5-3: Short To GND BP

#### Short to V<sub>BAT</sub> BN

The *Short to V*<sub>BAT</sub> BN figure shows the BN wire shorted to V<sub>BAT</sub> between 'SLAVE0' and 'SLAVE1'. All bus communication stops when this fault occurs between 'SLAVE0' and 'SLAVE1'.




Figure 5-4: Short to V<sub>BAT</sub> BN

#### **Short To GND BN**

The *Short to GND BN* figure shows the BN wire shorted to ground between 'SLAVE0' and 'SLAVE1'. Bus communication can continue without an immediate fault when this fault occurs between 'SLAVE0' and 'SLAVE1'.

**NOTE:** This line fault is a special diagnostic case because it propagates to earlier nodes as the FET switches have reverse diodes. During discovery or rediscovery of the bus, this fault is identified as not localized with specific A2B\_INTTYPE code (0x29). In order to localize the fault, set the A2B\_SWCTL.DIAGMODE bit = 1. See the Diagnostics Software Flow section and the Localizing Concealed Faults table for fault diagnostics software flow.




Figure 5-5: Short to GND BN

#### Short to VBAT BP

The *Short to V*<sub>BAT</sub> *BP* figure shows the BP wire shorted to  $V_{BAT}$  between 'SLAVE0' and 'SLAVE1'. Bus communication can continue without an immediate fault when the short to  $V_{BAT}$  BP fault occurs between 'SLAVE0' and 'SLAVE1'.

NOTE: This line fault is a special diagnostic case because it propagates to earlier nodes as the FET switches have reverse diodes. During discovery or rediscovery of the bus, this fault is identified as not localized with specific A2B\_INTTYPE code (0x2A). In order to localize the fault, set the A2B\_SWCTL.DIAGMODE bit = 1. See the Diagnostics Software Flow section and the Localizing Concealed Faults figure for fore information about the fault diagnostics software flow.




Figure 5-6: Short to V<sub>BAT</sub> BP

# **Line Diagnostics After Discovery**

Full line diagnostics are only performed during discovery. However, certain interrupts (if enabled) after discovery can indicate line faults during operation. Rediscovery detects the cause and location of any possible faults.

After discovery, any of the following interrupt types (A2B INTTYPE) indicate that there is a line fault:

- 0x0A (10: PWRERR)
- 0x0F (15: PWRERR)
- 0x2A (42: PWRERR)
- 0x80 (128: interrupt messaging error)

When a slave node detects the SRF miss error (SRFERR) in 32 consecutive frames, the node assumes a downstream bus drop and sets its last node bit (A2B\_NODE.LAST = 1) to become the last node in the system. A bus drop condition resulting from a line fault occurring after discovery can be detected in a last node (A2B\_NODE.LAST = 1) that has the SRFERR latched.

Excessive accumulation of bit errors can happen if there is a slot configuration mismatch between nodes. This can happen when A2B\_BP shorts to a noisy  $V_{BAT}$  or BN shorts to a noisy GND. The bus can operate under these conditions but is more susceptible to impairments (for example, electromagnetic interference).

Use the A2B BECNT register to count accumulated errors as follows.

• Set the A2B\_BECCTL register to 0xE4 (interrupt after 256 CRC errors). Acceptable audio noise and robustness is subjective and needs to be determined in vehicle tests. Adjust the threshold accordingly.

- Periodically write 0 to the A2B\_BECNT register (once every second) to reset the error counter. Acceptable audio noise and robustness is subjective and needs to be determined in vehicle tests. Adjust time for the A2B\_BECNT register accordingly.
- The bit error counter overflow (0x04: BECOVF) interrupt indicates bus issues.

# **Diagnostics Software Flow**

Use the following software flow and the *Diagnostics Software Flow* figure for node discovery with diagnostics.

- 1. Set the A2B SWCTL register = 0x00 for diagnostics mode 0.
- 2. Enable the power error interrupts and the A2B\_INTPND2. DSCDONE interrupt in the master node. Set the A2B\_SWCTL register = 0x01 to enable the power switch.
- 3. Wait for interrupt to occur. If the A2B\_INTTYPE register = 0x18 for A2B\_INTPND2. DSCDONE (indicating a successful node discovery), proceed to step 7.
- 4. If the A2B\_INTTYPE register= 0x29 or 0x2A, configure the A2B\_SWCTL.ENSW bit = 0 in the master and wait 50-100ms. Proceed to rediscovery with the A2B\_SWCTL.DIAGMODE bit = 1 in the Localizing Concealed Faults section (step 8).
  - ADDITIONAL INFORMATION: If the A2B\_INTTYPE register is any other A2B\_INTPND0.PWRERR type or if the discovery operation times out, proceed to step 5.
- 5. If the A2B\_INTTYPE register= 0x0B, 0x0C, or 0x0D, the A2B\_INTSRC register can be read to determine the location. If the operation times out, then by process of elimination the bus wires to the node being discovered are most likely reversed. Proceed to step 6.
- 6. If the A2B\_INTTYPE register = 0x09 or 0x0A, disable the entire bus by setting the A2B\_SWCTL register = 0x00 in the master node after the A2B\_INTSRCand A2B\_INTTYPE register values have been communicated to the host.
  - ADDITIONAL INFORMATION: Once any other localized fault has been detected, halt the discovery process. Retry the discovery process periodically by software to determine if the fault is cleared. There is no automatic retry mechanism within the transceiver.
- 7. If this is not the last node, reprogram the A2B\_SWCTL.MODE bits = 2. This setting ignores fluctuation on VIN due to downstream current draw and prevents incorrect localization on errors that occur on nodes that are located further downstream. Program the downstream node register settings and repeat step 1 on next node.
  - ADDITIONAL INFORMATION: Continue this cycle until all nodes are discovered. Once all nodes are discovered, configure the A2B\_SWCTL.MODE bits = 0 to all nodes while keeping the A2B\_SWCTL.ENSW bit = 1. Full  $A^2B$  bus discovery is complete now.




Figure 5-7: Diagnostics Software Flow

8. If there is a timeout while discovering a slave node, stop the discovery process by setting the A2B\_CONTROL.ENDDSC bit.

# **Localizing Concealed Faults**

This section describes the procedure to determine the location of the potentially concealed faults to either  $V_{BAT}$  or GND.

While the bus should not be operated long term in the presence of such a fault, run the following procedure on a short term basis to establish the location of a concealed fault before disabling the bus at the master node. This process is shown in the *Localization of Concealed Faults* figure.

- 1. Following from step 4 in Diagnostics Software Flow, where the A2B\_SWCTL.ENSW bit = 0 in the master, set variables to keep track of the current node position and the last known good node. Also set a variable, for example PriorFault = 0. This keeps track of whether or not a fault is reported in a prior node discovery. After waiting at least 100 ms to allow for the electrical steady state of the bus to settle, proceed to step 2.
- 2. In the current node, set the A2B\_INTMSK0 register = 0x10 and the A2B\_SWCTL register = 0x09. This sets the A2B\_SWCTL. ENSW bits initiating rediscovery in diagnostic mode. Define two variables for keeping track of whether or not a fault and/or discovery is completed in the current discovery attempt; for example, Disc and Fault. Clear both variables in this step.

- ADDITIONAL INFORMATION: Wait for an interrupt from this operation, allow 100 ms for a timeout. This timeout provides sufficient time for bus diagnostics and, possibly, full discovery to complete. This process can take longer than usual when A2B SWCTL.ENSW = 1 in the presence of a fault.
- 3. If no interrupt is received before the timeout expires, the fault is located immediately downstream of the current node. Set GoodNode to the current node. Proceed to step 9.
- 4. If the A2B\_INTTYPE register = 0x29 or 0x2A, then an error occurred somewhere downstream of the current node. This means a fault is detected so set Fault = 1. If DISC = 0, return to step 3 with a 100 ms timeout waiting to see if discovery completes. If DISC = 1 and the discovery process was reported previously as complete (A2B\_INTTYPE register = 0x18), proceed to step 6.
- 5. If the A2B\_INTTYPE register = 0x18, the downstream node was successfully discovered and communication has been established. In diagnostic mode, this can occur even in the presence of a detected fault of A2B\_INTTYPE = 0x29 or 0x2A. These faults can occur when the physical fault exists on only one of the wires between the two nodes. Proceed to step 6.
- 6. Check the value of the A2B\_INTSTAT register for other pending interrupts. If the A2B\_INTSTAT register is non-zero, the fault and discovery completion both occurred faster than the interrupt service routine response. In this case, the 0x18 DSCDONE interrupt is a higher priority. Set DISC = 1 and return to step 3. If the A2B\_INTSTAT register = 0, there are no more pending interrupts. Proceed to step 7.
- 7. In order to reach this step, discovery must have been completed successfully. If a fault was also detected, then Fault = 1, and it is necessary to continue the bus discovery to localize the fault. Set GoodNode = Node, Prior-Fault = Fault, and Node = n. Increment n in preparation for the discovery of the next node and return to step 2. If Fault = 0 (Fault was not detected), proceed to step 8.
- 8. To reach this step, discovery must have been completed and no fault was detected. This can occur for one of two reasons. Either the current node is too far upstream of the fault to detect it yet, or the node is already downstream of the fault where fault is no longer present. If PriorFault = 1, then it is the latter case, so proceed to step 9. If PriorFault = 0, then the fault has yet to be detected. In this case, continue bus discovery to localize the fault. Set GoodNode = Node, PriorFault = Fault, and Node = n. Increment n in preparation for the discovery of the next node and return to step 2.
- 9. Report the fault location as being immediately downstream of the last recorded GoodNode. The location of the error is after the current node unless in step 8 it was detected that the line fault is before the current node. In this case, the last GoodNode is one node up. Localization of the concealed fault is complete.




Figure 5-8: Localization of Concealed Faults

# **Bus Drop Detection**

The *Diagnostics Software Flow* figure describes the flow of bus drop detection in the A<sup>2</sup>B system.




Figure 5-9: Diagnostics Software Flow

# I<sup>2</sup>S Loopback

I<sup>2</sup>S loopback occurs inside the transceiver. Data driven to the DTX0 pad is sampled as A<sup>2</sup>B receive data instead of the data on the DRX0 pin. Data driven to the DTX1 pad is sampled as A<sup>2</sup>B receive data instead of the data on the DRX1 pin.

The A2B\_I2STEST.BUSLOOPBK bit enables loopback from the DTX0 pins to the serial RX blocks. The values of the A2B\_I2STEST.SELRX1, A2B\_I2STEST.RX2LOOPBK, and A2B\_I2STEST.LOOPBK2TX bits are ignored if this bit is set. If the A2B\_I2STEST.PATTRN2TX bit is set, a fixed pattern (0xB38F0E32) is driven on the DTX0 and DTX1 pins instead of transmit data from the A<sup>2</sup>B bus.

If  $I^2S$  Loopback mode is enabled, program the value of the A2B\_I2SCFG.RX0EN bit to match the value of the A2B\_I2SCFG.TX0EN bit, and the value of the A2B\_I2SCFG.RX1EN bit to match the value of the A2B\_I2SCFG.TX1EN bit.

The number of data slots received and transmitted on the A<sup>2</sup>B bus by each node is controlled by a number of registers.

If the A2B\_SLOTFMT.UPSIZE and A2B\_SLOTFMT.DNSIZE bit field values are different, looped back data, which changes direction on the bus, is either truncated to a smaller bit width or zero-filled to a larger bit width.

When this mode is enabled, the program is responsible for ensuring that the data received from the  $A^2B$  bus and looped back through the serial blocks can be transmitted on the  $A^2B$  bus.




Figure 5-10: Serial TX Block to Serial RX Block

# I<sup>2</sup>S TDM Test Mode (I<sup>2</sup>S Loopback)

Pattern generation and loopback test modes are provided for easy validation of I<sup>2</sup>S TDM connectivity in master and slave nodes. The transmit pattern generator uses the default bit pattern 1011\_0011\_1000\_1111\_\_0000\_1110\_0011\_0010 on all channels, where 1011 is the most significant nibble and 0010 is the least significant nibble.

Use the following procedure for I<sup>2</sup>S TDM testing.

- 1. For master to host link verification, set the A2B\_I2STEST.PATTRN2TX bit in the master and verify that the TX interface with the default bit pattern matches the expected timing (possibly using a scope, logic analyzer, or other device).
- 2. For host to master link verification. Set the A2B\_I2STEST.RX2LOOPBK and A2B\_I2STEST.LOOPBK2TX bits in the master, wait one cycle, and verify that the DTX data received at the host matches the sent DRX data from the previous frame.
  - ADDITIONAL INFORMATION: The RX to TX loopback does not working correctly when the master node is also receiving TX data from the bus. The A2B\_DATCTL register must be 0x00 while looping back from RX to TX.
- 3. For slave to peripheral link verification, if a slave is connected to a DAC (for example, to send to a speaker), set the A2B\_I2STEST.PATTRN2TX bit in the slave and verify the expected DTX timing.
- 4. For peripheral to slave link verification. If a slave node has a peripheral that provides input signals over the I<sup>2</sup>S TDM interface, set the A2B\_I2STEST.RX2LOOPBK and A2B\_I2STEST.LOOPBK2TX bits. Verify that the DTX interface matches the DRX interface with a one frame delay. Alternatively (without using the A2B\_I2STEST register) check the RX data at the earlier verified master I<sup>2</sup>S/TDM DTX interface.
- 5. System verification with external loopback. Connect the DTX0/DTX1 pins with the DRX0/DRX1 pins in a slave node to generate a digital loopback. The default bit pattern can be verified at the master DTX pins when the A2B\_I2STEST.PATTRN2TX bit is set at the slave node.

ADDITIONAL INFORMATION: If the A2B\_I2STEST.RX2LOOPBK bit is cleared while the A2B\_I2STEST.LOOPBK2TX bit is set, then the last received frame is repeated on the TX pins. This behavior persists until the A2B\_I2STEST.RX2LOOPBK bit is set or the A2B\_I2STEST.LOOPBK2TX bit is cleared. If the A2B\_I2STEST.LOOPBK2TX bit is enabled after reset, the default pattern is generated until the A2B\_I2STEST.RX2LOOPBK bit is set.

ADDITIONAL INFORMATION: The *Frame Buffer* figure shows the TX frame buffer that is used for loop-back tests.




Figure 5-11: Frame Buffer

# 6 Register Summary

The following table provides the map of the AD2420(W)/AD2426(W)/AD2427(W)/AD2428(W)/AD2429(W) registers and bits.

Reg. Addr.	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset	RW
0x00	CHIP	Reserved			CHIPADR						R/W
0x01	NODEADR	BRCST	Reserved	PERI	PERI Reserved NODE						R/W
0x02	VENDOR				VEN	IDOR				0xAD	R/NW
0x03	PRODUCT				PRO	DUCT				0x25	R/NW
0x04	VERSION				VER	SION				0x00	R/NW
0x05	CAPABILITY				Reserved				I2CAVAIL	0x01	R/NW
0x09	SWCTL	Reserved	DISNXT	MO	DE	DIAGMODE	Rese	erved	ENSW	0x00	R/W
0x0A	BCDNSLOTS	Rese	rved			BCDNS	SLOTS			0x00	R/W
0x0B	LDNSLOTS	DNMASKEN	Reserved			LDNS	LOTS			0x00	R/W
0x0C	LUPSLOTS	Rese	rved			LUPS	LOTS			0x00	R/W
0x0D	DNSLOTS	Rese	rved			DNS	LOTS			0x00	R/W
0x0E	UPSLOTS	Rese	Reserved UPSLOTS						0x00	R/W	
0x0F	RESPCYCS			RESPCYCS						0x40	R/W
0x10	SLOTFMT	UPFMT		UPSIZE		DNFMT		DNSIZE		0x00	R/W
0x11	DATCTL	STANDBY	Reserved	ENDSNIFF		Reserved	UPS		DNS	0x00	R/W
0x12	CONTROL	MSTR	Rese	erved	XCVRBINV	SWBYP	SOFTRST	ENDDSC	NEWSTRCT	0x00	R/W
0x13	DISCVRY				DRES	PCYC				0x00	R/W
0x14	SWSTAT	FAULT_ NLOC		FAULT_CODE		Rese	erved	FAULT	FIN	0x00	R/NW
0x15	INTSTAT				Reserved			0x00	R/NW		
0x16	INTSRC	MSTINT	SLVINT	Rese	erved		INODE				
0x17	INTTYPE		TYPE							0x00	R/NW
0x18	INTPND0	SRFCRCERR	SRFERR	BECOVF	PWRERR	DPERR	CRCERR	DDERR	HDCNTERR	0x00	R/W
0x19	INTPND1	IO7PND	IO6PND	IO5PND	IO4PND	IO3PND	IO2PND	IO1PND	IO0PND	0x00	R/W
0x1A	INTPND2		Rese	erved	•	SLVIRQ	ICRCERR	I2CERR	DSCDONE	0x00	R/W
0x1B	INTMSK0	SRFCRCEIEN	SRFEIEN	BECIEN	PWREIEN	DPEIEN	CRCEIEN	DDEIEN	HCEIEN	0x00	R/W
0x1C	INTMSK1	IO7IRQEN	IO6IRQEN	IO5IRQEN	IO4IRQEN	IO3IRQEN	IO2IRQEN	IO1IRQEN	IO0IRQEN	0x00	R/W
0x1D	INTMSK2		Rese	erved	•	SLVIRQEN	ICRCEIEN	I2CEIEN	DSCDIEN	0x00	R/W
0x1E	BECCTL		THRESHLD		ENICRC	ENDP	ENCRC	ENDD	ENHDCNT	0x00	R/W

Reg. Addr.	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset	RW
0x1F	BECNT				BE	CNT			!	0x00	R/W
0x20	TESTMODE	Rese	rved	RXD	PTH	Reserved	PRBSN2N	PRBSDN	PRBSUP	0x00	R/W
0x21	ERRCNT0	ERRCNT0[7:0]								0x00	R/NW
0x22	ERRCNT1		ERRCNT1[15:8]								R/NW
0x23	ERRCNT2				ERRCNT2	[23:16]				0x00	R/NW
0x24	ERRCNT3				ERRCNT3	[31:24]				0x00	R/NW
0x29	NODE	LAST	NLAST	DISCVD	Reserved		NUM	IBER		0x00	R/NW
0x2B	DISCSTAT	DSCACT		Reserved			DNO	ODE		0x00	R/NW
0x2E	TXACTL	TXAOVREN			Reserved			TXAI	EVEL	0x00	R/W
0x30	TXBCTL	TXBOVREN			Reserved			TXBI	EVEL	0x00	R/W
0x3E	LINTTYPE				LINT	TYPE				0x00	R/NW
0x3F	I2CCFG			Reserved			FRAMERATE	EACK	DATARATE	0x00	R/W
0x40	PLLCTL	SSM	ODE	Rese	erved	SSDEPTH	Reserved	SSF	REQ	0x00	R/W
0x41	I2SGCFG	INV	EARLY	ALT	TDMSS	RXONDTX1		TDMMODE		0x00	R/W
0x42	I2SCFG	RXBCLKINV	RX2PINTL	RX1EN	RX0EN	TXBCLKINV	TX2PINTL	TX1EN	TXOEN	0x00	R/W
0x43	I2SRATE	SHARE	REDUCE		BCLKRATE			I2SRATE		0x00	R/W
0x44	I2STXOFFSET	TSBEFORE	TSAFTER			TXOF	FSET			0x00	R/W
0x45	I2SRXOFFSET	Reserved							0x00	R/W	
0x46	SYNCOFFSET				SYNCOFFSET						R/W
0x47	PDMCTL	Reserved	PDMI	RATE	HPFEN	PDM1SLOTS	PDM1EN	PDM0SLOTS	PDM0EN	0x00	R/W
0x48	ERRMGMT			Reserved			ERRSLOT	ERRSIG	ERRLSB	0x00	R/W
0x4A	GPIODAT	IO7DAT	IO6DAT	IO5DAT	IO4DAT	IO3DAT	IO2DAT	IO1DAT	IOODAT	0x00	R/W
0x4B	GPIODATSET	IO7DSET	IO6DSET	IO5DSET	IO4DSET	IO3DSET	IO2DSET	IO1DSET	IOODSET	0x00	R/W
0x4C	GPIODATCLR	IO7DCLR	IO6DCLR	IO5DCLR	IO4DCLR	IO3DCLR	IO2DCLR	IO1DCLR	IO0DCLR	0x00	R/W
0x4D	GPIOOEN	IO70EN	IO60EN	IO50EN	IO40EN	I030EN	IO2OEN	IO10EN	IO00EN	0x00	R/W
0x4E	GPIOIEN	IO7IEN	IO6IEN	IO5IEN	IO4IEN	IO3IEN	IO2IEN	IO1IEN	IOOIEN	0x00	R/W
0x4F	GPIOIN	IO7IN	IO6IN	IO5IN	IO4IN	IO3IN	IO2IN	IO1IN	IOOIN	0x00	R/NW
0x50	PINTEN	IO7IE	IO6IE	IO5IE	IO4IE	IO3IE	IO2IE	IO1IE	IOOIE	0x00	R/W
0x51	PINTINV	IO7INV	IO6INV	IO5INV	IO4INV	IO3INV	IO2INV	IO1INV	IOOINV	0x00	R/W
0x52	PINCFG	Rese	rved	IRQTS	IRQINV		Reserved		DRVSTR	0x01	R/W
0x53	I2STEST		Reserved		BUSLOOPBK	SELRX1	RX2LOOPBK	LOOPBK2TX	PATTRN2TX	0x00	R/W
0x54	RAISE	RTYPE					0x00	R/W			
0x55	GENERR		Reserved		GENICRCERR GENDPERR GENCRCERR GENDDERR GENHCERR			0x00	R/W		
0x56	I2SRRATE	RBUS	Reserved			RRI	DIV		1	0x00	R/W
0x57	I2SRRCTL	Rese	rved	d STRBDIR ENSTRB Reserved ENXBIT ENVLSB				0x00	R/W		
0x58	I2SRRSOFFS		Reserved RRSOFFSET					0x00	R/W		
0x59	CLK1CFG	CLK1EN	CLK1INV	CLK1PDIV	Reserved		CLK	1DIV		0x00	R/W
0x5A	CLK2CFG	CLK2EN	CLK2INV	CLK2PDIV	Reserved		CLK	2DIV		0x00	R/W
0x5B	BMMCFG			Reserved			BMMNDSC	BMMRXEN	BMMEN	0x00	R/W
0x5C	SUSCFG	Rese	rved	SUSDIS	SUSOE	Reserved		SUSSEL		0x00	R/W
0x5D	PDMCTL2	Rese	rved	PDMINVCLK	PDMALTCLK	PDM1FFRST	PDM0FFRST	PDM	DEST	0x00	R/W

Reg. Addr.	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset	RW
0x60	UPMASK0	RXUPSLOT07	RXUPSLOT06	RXUPSLOT05	RXUPSLOT04	RXUPSLOT03	RXUPSLOT02	RXUPSLOT01	RXUPSLOT00	0x00	R/W
0x61	UPMASK1	RXUPSLOT15	RXUPSLOT14	RXUPSLOT13	RXUPSLOT12	RXUPSLOT11	RXUPSLOT10	RXUPSLOT09	RXUPSLOT08	0x00	R/W
0x62	UPMASK2	RXUPSLOT23	RXUPSLOT22	RXUPSLOT21	RXUPSLOT20	RXUPSLOT19	RXUPSLOT18	RXUPSLOT17	RXUPSLOT16	0x00	R/W
0x63	UPMASK3	RXUPSLOT31	RXUPSLOT30	RXUPSLOT29	RXUPSLOT28	RXUPSLOT27	RXUPSLOT26	RXUPSLOT25	RXUPSLOT24	0x00	R/W
0x64	UPOFFSET		Reserved				UPOFFSET			0x00	R/W
0x65	DNMASK0	RXDNSLOT07	RXDNSLOT06	RXDNSLOT05	RXDNSLOT04	RXDNSLOT03	RXDNSLOT02	RXDNSLOT01	RXDNSLOT00	0x00	R/W
0x66	DNMASK1	RXDNSLOT15	RXDNSLOT14	RXDNSLOT13	RXDNSLOT12	RXDNSLOT11	RXDNSLOT10	RXDNSLOT09	RXDNSLOT08	0x00	R/W
0x67	DNMASK2	RXDNSLOT23	RXDNSLOT22	RXDNSLOT21	RXDNSLOT20	RXDNSLOT19	RXDNSLOT18	RXDNSLOT17	RXDNSLOT16	0x00	R/W
0x68	DNMASK3	RXDNSLOT31	RXDNSLOT30	RXDNSLOT29	RXDNSLOT28	RXDNSLOT27	RXDNSLOT26	RXDNSLOT25	RXDNSLOT24	0x00	R/W
0x69	DNOFFSET		Reserved				DNOFFSET			0x00	R/W
0x6A	CHIPID0				CHIPII	0[7:0]				0xXX	R/NW
0x6B	CHIPID1				CHIPID	[15:8]				0xXX	R/NW
0x6C	CHIPID2				CHIPID	[23:16]				0xXX	R/NW
0x6D	CHIPID3				CHIPID	[31:24]				0xXX	R/NW
0x6E	CHIPID4				CHIPID	[39:32]				0xXX	R/NW
0x6F	CHIPID5		CHIPID[47:40]							0xXX	R/NW
0x80	GPIODEN	IOD7EN	IOD6EN	IOD5EN	IOD4EN	IOD3EN	IOD2EN	IOD1EN	IOD0EN	0x00	R/W
0x81	GPIOD0MSK	IODOMSK								0x00	R/W
0x82	GPIOD1MSK	IOD1MSK							0x00	R/W	
0x83	GPIOD2MSK	IOD2MSK							0x00	R/W	
0x84	GPIOD3MSK		IOD3MSK							0x00	R/W
0x85	GPIOD4MSK				IOD	4MSK				0x00	R/W
0x86	GPIOD5MSK				IOD	5MSK				0x00	R/W
0x87	GPIOD6MSK				IOD	6MSK				0x00	R/W
0x88	GPIOD7MSK				IOD	7MSK				0x00	R/W
0x89	GPIODDAT	IOD7DAT	IOD6DAT	IOD5DAT	IOD4DAT	IOD3DAT	IOD2DAT	IOD1DAT	IOD0DAT	0x00	R/W
0x8A	GPIODINV	IOD7INV	IOD6INV	IOD5INV	IOD4INV	IOD3INV	IOD2INV	IOD1INV	IODOINV	0x00	R/W
0x90	MBOX0CTL	Rese	erved	мв0	LEN	MB0FIEN	MB0EIEN	MB0DIR	MB0EN	0x00	R/W
0x91	MBOX0STAT	Rese	erved	MB0EIRQ	MB0FIRQ	Rese	erved	MB0EMPTY	MB0FULL	0x00	R/W
0x92	MBOX0B0				MBOX0	[7:0]				0x00	R/W
0x93	MBOX0B1	MBOX0[15:8]							0x00	R/W	
0x94	MBOX0B2	MBOX0[23:16]							0x00	R/W	
0x95	мвохов3	MBOX0[31:24]							0x00	R/W	
0x96	MBOX1CTL	Rese	erved	MB1	LEN	MB1FIEN	MB1EIEN	MB1DIR	MB1EN	0x00	R/W
0x97	MBOX1STAT	Reserved MB1EIRQ MB1FIRQ Reserved MB1EMPTY MB1FULL						0x00	R/W		
0x98	MBOX1B0				MBOX1	[7:0]				0x00	R/W
0x99	MBOX1B1				MBOX1	[15:8]				0x00	R/W
0x9A	MBOX1B2				MBOX1[	23:16]				0x00	R/W
0x9B	MBOX1B3				MBOX1[	31:24]				0x00	R/W

# 7 AD2428 A2B Register Descriptions

The transceiver (A2B) contains the following registers.

Table 7-1: AD2428 A2B Register List

Name	Description
A2B_CHIP	I2C Chip Address Register (Slave Only)
A2B_NODEADR	Node Address Register (Master Only)
A2B_VENDOR	Vendor ID Register
A2B_PRODUCT	Product ID Register
A2B_VERSION	Version ID Register
A2B_CAPABILITY	Capability ID Register
A2B_SWCTL	Switch Control Register
A2B_BCDNSLOTS	Broadcast Downstream Slots Register (Slave Only)
A2B_LDNSLOTS	Local Downstream Slots Register (Slave Only)
A2B_LUPSLOTS	Local Upstream Slots Register (Slave Only)
A2B_DNSLOTS	Downstream Slots Register
A2B_UPSLOTS	Upstream Slots Register
A2B_RESPCYCS	Response Cycles Register
A2B_SLOTFMT	Slot Format Register (Master Only, Auto-Broadcast)
A2B_DATCTL	Data Control Register (Master Only, Auto-Broadcast)
A2B_CONTROL	Control Register
A2B_DISCVRY	Discovery Register (Master Only)
A2B_SWSTAT	Switch Status Register
A2B_INTSTAT	Interrupt Status Register
A2B_INTSRC	Interrupt Source Register (Master Only)
A2B_INTTYPE	Interrupt Type Register (Master Only)
A2B_INTPND0	Interrupt Pending 0 Register

Table 7-1: AD2428 A2B Register List (Continued)

Name	Description
A2B_INTPND1	Interrupt Pending 1 Register
A2B_INTPND2	Interrupt Pending 2 Register (Master Only)
A2B_INTMSK0	Interrupt Mask 0 Register
A2B_INTMSK1	Interrupt Mask 1 Register
A2B_INTMSK2	Interrupt Mask 2 Register (Master Only)
A2B_BECCTL	Bit Error Count Control Register
A2B_BECNT	Bit Error Count Register
A2B_TESTMODE	Testmode Register
A2B_ERRCNT0	PRBS Error Count Byte 0 Register
A2B_ERRCNT1	PRBS Error Count Byte 1 Register
A2B_ERRCNT2	PRBS Error Count Byte 2 Register
A2B_ERRCNT3	PRBS Error Count Byte 3 Register
A2B_NODE	Node Register
A2B_DISCSTAT	Discovery Status Register (Master Only)
A2B_TXACTL	LVDSA TX Control Register
A2B_TXBCTL	LVDSB TX Control Register
A2B_LINTTYPE	Local Interrupt Type (Slave Only)
A2B_I2CCFG	I2C Configuration Register
A2B_PLLCTL	PLL Control Register
A2B_I2SGCFG	I2S Global Configuration Register
A2B_I2SCFG	I2S Configuration Register
A2B_I2SRATE	I2S Rate Register (Slave Only)
A2B_I2STXOFFSET	I2S Transmit Data Offset Register (Master Only)
A2B_I2SRXOFFSET	I2S Receive Data Offset Register (Master Only)
A2B_SYNCOFFSET	SYNC Offset Register (Slave Only)
A2B_PDMCTL	PDM Control Register
A2B_ERRMGMT	Error Management Register
A2B_GPIODAT	GPIO Output Data Register
A2B_GPIODATSET	GPIO Output Data Set Register
A2B_GPIODATCLR	GPIO Output Data Clear Register
A2B_GPIOOEN	GPIO Output Enable Register

Table 7-1: AD2428 A2B Register List (Continued)

Name	Description
A2B_GPIOIEN	GPIO Input Enable Register
A2B_GPIOIN	GPIO Input Value Register
A2B_PINTEN	Pin Interrupt Enable Register
A2B_PINTINV	Pin Interrupt Invert Register
A2B_PINCFG	Pin Configuration Register
A2B_I2STEST	I2S Test Register
A2B_RAISE	Raise Interrupt Register
A2B_GENERR	Generate Bus Error
A2B_I2SRRATE	I2S Reduced Rate Register (Master Only, Auto-Broadcast)
A2B_I2SRRCTL	I2S Reduced Rate Control Register
A2B_I2SRRSOFFS	I2S Reduced Rate SYNC Offset Register (Slave Only)
A2B_CLK1CFG	CLKOUT1 Configuration Register
A2B_CLK2CFG	CLKOUT2 Configuration Register
A2B_BMMCFG	Bus Monitor Mode Configuration Register
A2B_SUSCFG	Sustain Configuration Register (Slave Only)
A2B_PDMCTL2	PDM Control 2 Register
A2B_UPMASK0	Upstream Data RX Mask 0 Register (Slave Only)
A2B_UPMASK1	Upstream Data RX Mask 1 Register (Slave Only)
A2B_UPMASK2	Upstream Data RX Mask 2 Register (Slave Only)
A2B_UPMASK3	Upstream Data RX Mask 3 Register (Slave Only)
A2B_UPOFFSET	Local Upstream Channel Offset Register (Slave Only)
A2B_DNMASK0	Downstream Data RX Mask 0 Register (Slave Only)
A2B_DNMASK1	Downstream Data RX Mask 1 Register (Slave Only)
A2B_DNMASK2	Downstream Data RX Mask 2 Register (Slave Only)
A2B_DNMASK3	Downstream Data RX Mask 3 Register (Slave Only)
A2B_DNOFFSET	Local Downstream Channel Offset Register (Slave Only)
A2B_CHIPID0	Chip ID Register 0
A2B_CHIPID1	Chip ID Register 1
A2B_CHIPID2	Chip ID Register 2
A2B_CHIPID3	Chip ID Register 3
A2B_CHIPID4	Chip ID Register 4

Table 7-1: AD2428 A2B Register List (Continued)

Name	Description
A2B_CHIPID5	Chip ID Register 5
A2B_GPIODEN	GPIO Over Distance Enable Register
A2B_GPIOD0MSK	GPIO Over Distance Mask 0 Register
A2B_GPIOD1MSK	GPIO Over Distance Mask 1 Register
A2B_GPIOD2MSK	GPIO Over Distance Mask 2 Register
A2B_GPIOD3MSK	GPIO Over Distance Mask 3 Register
A2B_GPIOD4MSK	GPIO Over Distance Mask 4 Register
A2B_GPIOD5MSK	GPIO Over Distance Mask 5 Register
A2B_GPIOD6MSK	GPIO Over Distance Mask 6 Register
A2B_GPIOD7MSK	GPIO Over Distance Mask 7 Register
A2B_GPIODDAT	GPIO Over Distance Data Register
A2B_GPIODINV	GPIO Over Distance Invert Register
A2B_MBOX0CTL	Mailbox 0 Control Register (Slave Only)
A2B_MBOX0STAT	Mailbox 0 Status Register (Slave Only)
A2B_MBOX0B0	Mailbox 0 Byte 0 Register (Slave Only)
A2B_MBOX0B1	Mailbox 0 Byte 1 Register (Slave Only)
A2B_MBOX0B2	Mailbox 0 Byte 2 Register (Slave Only)
A2B_MBOX0B3	Mailbox 0 Byte 3 Register (Slave Only)
A2B_MBOX1CTL	Mailbox 1 Control Register (Slave Only)
A2B_MBOX1STAT	Mailbox 1 Status Register (Slave Only)
A2B_MBOX1B0	Mailbox 1 Byte 0 Register (Slave Only)
A2B_MBOX1B1	Mailbox 1 Byte 1 Register (Slave Only)
A2B_MBOX1B2	Mailbox 1 Byte 2 Register (Slave Only)
A2B_MBOX1B3	Mailbox 1 Byte 3 Register (Slave Only)

### **I2C Chip Address Register (Slave Only)**

The A2B\_CHIP register stores a 7-bit  $I^2C$  chip address. It is used during  $I^2C$  transactions to address a remote peripheral device connected to a slave node. The  $A^2B$  slave node acts as the  $I^2C$  master in  $I^2C$  transactions with peripherals. This register only has an effect on  $I^2C$  when it is programmed in a slave node. The register can be written to and read from in a master node without any influence on the chip's functionality.




Figure 7-1: A2B\_CHIP Register Diagram

Table 7-2: A2B\_CHIP Register Fields

Bit No. (Access)	Bit Name	Description/Enumeration
	CHIPADR	I2C Chip Address.
(R/W)		The A2B_CHIP.CHIPADR bit field stores the $I^2C$ address used by a slave transceiver for $I^2C$ accesses to a locally-connected peripheral. The $A^2B$ slave node acts as the $I^2C$ master in $I^2C$ transactions with peripherals.

# Node Address Register (Master Only)

The A2B\_NODEADR register provides control bits for addressing slave nodes through the A<sup>2</sup>B bus. This register can only be written in the master node. A write to this address in a slave node has no effect.




Figure 7-2: A2B\_NODEADR Register Diagram

Table 7-3: A2B\_NODEADR Register Fields

Bit No.	Bit Name	Description/Enumeration	
(Access)	DD COTT	p. 1	
7	BRCST	Broadcast.	
(R/W)		BUS_ADDR occurs in broad	T bit enables broadcast mode. When an I <sup>2</sup> C write with cast mode, the same control data is written to all nodes ously. The broadcast allows simultaneous control of all
			but not their respective I <sup>2</sup> C peripherals. Therefore, clear bit (=0) when the A2B_NODEADR.BRCST bit is set to
		0	Normal, directed register access
		1	Write to all nodes handled as broadcast access
5	PERI	Enable Peripheral.	
(R/W)	R/W)  The A2B_NODEADR.PERI bit enables register access (over ces on slave nodes. The A2B_NODEADR.BRCST bit must be A2B_NODEADR.PERI bit is set. When accessing slave nodes BUS_ADDR, the A2B_NODEADR.PERI bit must be clear		NODEADR. BRCST bit must be cleared (=0) when the set. When accessing slave node registers through
		0	Remote peripheral access disabled
		1	Remote peripheral access enabled
3:0	NODE	Addressed Slave Node.	
(R/W)		The A2B NODEADR. NODE bit field selects a slave node by its address. Addresses at	
		1	n in the A <sup>2</sup> B topology, starting with address 0 for the e master. The value of the A <sup>2</sup> B_NODEADR.NODE field NODEADR.BRCST bit is set.
		0-9	Node number
		10-15	Reserved

# **Vendor ID Register**

The A2B VENDOR register identifies the part as manufactured by Analog Devices.




Figure 7-3: A2B\_VENDOR Register Diagram

Table 7-4: A2B\_VENDOR Register Fields

Bit No. (Access)	Bit Name	Description/Enumeration
7:0	VENDOR	Vendor ID.
(R/NW)		The A2B_VENDOR. VENDOR bit field contains the vendor identification number of the transceiver chip.

# **Product ID Register**

The A2B\_PRODUCT register identifies the last two digits of the part number in hexadecimal format (for example, 0x26=AD2426W).




Figure 7-4: A2B\_PRODUCT Register Diagram

Table 7-5: A2B\_PRODUCT Register Fields

Bit No. (Access)	Bit Name	Description/Enumeration
7:0	PRODUCT	Product ID.
(R/NW)		The A2B_PRODUCT.PRODUCT bit field contains the product identification number of the transceiver.

# **Version ID Register**

The A2B VERSION register identifies the version of the part.




Figure 7-5: A2B\_VERSION Register Diagram

Table 7-6: A2B\_VERSION Register Fields

Bit No.	Bit Name	Description/Enumeration	
(Access)			
7:0	VERSION	Version (Chip).	
(R/NW)		The A2B_VERSION. VERSION bit field contains the production version number of the chip. Bits 7:4 indicate major product revisions, while bits 3:0 are for minor revisions.	

# **Capability ID Register**

The A2B\_CAPABILITY register identifies available control interfaces. Transceivers that have an EEPROM storage device connected can store specific descriptor information in the EEPROM module.




Figure 7-6: A2B\_CAPABILITY Register Diagram

Table 7-7: A2B\_CAPABILITY Register Fields

Bit No.	Bit Name		Description/Enumeration
(Access)			
0	I2CAVAIL	I2C Interface Available.	
(R/NW)		The A2B_CAPABILITY.I2CAVAIL bit signals availability of the I <sup>2</sup> C interface on the transceiver for access to peripheral devices. If this bit is set (=1), module descriptor information can be accessible through the I <sup>2</sup> C interface. A connected EEPROM (for example, an AT24C01) with module descriptor information must have an I <sup>2</sup> C device address of 0x50.	
		0	No I <sup>2</sup> C interface is available
		1	I <sup>2</sup> C interface is available

### **Switch Control Register**

The A2B\_SWCTL register controls the switching of  $A^2B$  bus power onto the downstream B-side of the  $A^2B$  bus. This register must be written over the  $A^2B$  bus. A write to this register from the local  $I^2C$  port has no effect.

Note: The A2B\_SWCTL.DIAGMODE bit must only be set when localizing the faults. Under all other conditions, the bit must be cleared to ensure proper operation of the device.




Figure 7-7: A2B\_SWCTL Register Diagram

Table 7-8: A2B\_SWCTL Register Fields

Bit No.	Bit Name		Description/Enumeration
(Access)			
6	DISNXT	Disable Next.	
(R/W)		the switch is enabled (A2B_S cleared, synchronization pack after the A2B_SWSTAT.FI ing).  When set, synchronization pages	bit controls when packets are sent to the next node after SWCTL.ENSW=1). When A2B_SWCTL.DISNXT is ets are automatically passed to the next node immediately N bit is set by the transceiver (signaling successful switch-ackets are not sent to the next node. A <sup>2</sup> B bus activity does y frames are issued when the A2B_DISCVRY register is
		0	Enable synchronization packets
		1	Disable synchronization packets

Table 7-8: A2B\_SWCTL Register Fields (Continued)

Bit No.	Bit Name		Description/Enumeration
(Access)			
5:4	MODE	External Switch Mode.	
(R/W)		The A2B_SWCTL.MODE bit field defines the diagnostic fault detection method for biasing the B-side A <sup>2</sup> B bus with bus power for the next node. The setting depends on the external hardware configuration.	
		the VSSN pin, and an externa	= 0, the internal switch is configured for negative bias on all switch is required on the SWP pin for full line diagnost automatic line isolation after a fault is detected.
		and is not properly terminating	1, the downstream node is not using A <sup>2</sup> B bus powering the bias. In this mode, open and reverse wire faults are ault types are diagnosed as long as the hardware configulactions for mode 0.
		_	e2, the voltage on the VIN pin (for example, 5 V) differs tage (8 V) on the SENSE pin. This applies when an extra
		0	Use internal switch for VSSN pin and external switch for SWP pin
		1	Downstream node not using A <sup>2</sup> B bus power and not properly terminating the bias
		2	Voltage on the VIN pin
		3	Reserved
3	DIAGMODE	Switch Diagnosis Mode Enab	le.
(R/W)		The A2B_SWCTL.DIAGMO	DE bit enables switch diagnosis mode.
		0	Switch diagnosis mode disabled
		1	Switch diagnosis mode enabled
0	ENSW	Switch Enable.	
(R/W)		The A2B_SWCTL.ENSW bin	t enables A <sup>2</sup> B bus power switching.
		0	Switch disabled
		1	Switch enabled

#### **Broadcast Downstream Slots Register (Slave Only)**

In a slave node, the A2B\_BCDNSLOTS register defines the number of data slots that are captured by the node and also passed downstream (B-side) as broadcast data to the next node. If any bits are set in the A2B\_DNMASK0 through A2B\_DNMASK3 registers, the value of the A2B\_BCDNSLOTS register is ignored. Changes to this register only take effect after setting the A2B\_CONTROL.NEWSTRCT bit of the master node. The A2B\_BCDNSLOTS register is not used in the master node.




Figure 7-8: A2B\_BCDNSLOTS Register Diagram

Table 7-9: A2B\_BCDNSLOTS Register Fields

Bit No. (Access)	Bit Name	Description/Enumeration
5:0	BCDNSLOTS	Broadcast Downstream Slots.
(R/W)		The A2B_BCDNSLOTS.BCDNSLOTS bit field configures the number of broadcast downstream slots. This field must be programmed with a value between 0 and 32.

#### Local Downstream Slots Register (Slave Only)

In a slave node, the meaning of the A2B\_LDNSLOTS register changes depending on whether or not the down-stream broadcast mask enable bit (A2B\_LDNSLOTS.DNMASKEN) is set. If A2B\_LDNSLOTS.DNMASKEN=0 (default), the A2B\_LDNSLOTS register defines the number of data slots which are captured by the local node during the downstream portion of the superframe. These data slots are consumed by the node and are not passed down-stream to the next node. If A2B\_LDNSLOTS.DNMASKEN=1, the A2B\_LDNSLOTS register defines the number of data slots that are added by the local node during the downstream portion of the superframe after A2B\_DNSLOTS.DNSLOTS data slots are passed downstream by the transceiver. Changes to this register only take effect after setting the A2B\_CONTROL.NEWSTRCT bit in the master node.




Figure 7-9: A2B\_LDNSLOTS Register Diagram

Table 7-10: A2B\_LDNSLOTS Register Fields

Bit No.	Bit Name	Description/Enumeration	
(Access)			
7	DNMASKEN	Downstream Broadcast Mask Enable.	
(R/W)		The A2B_LDNSLOTS.DNMASKEN bit enables the downstream mask enable bits in the A2B_DNMASK0 through A2B_DNMASK3 registers.	
		0 Downstream data slot masks disabled	
		1 Downstream data slot masks enabled	
5:0	LDNSLOTS	Number of Downstream Slots Targeted.	
(R/W)		When A2B_LDNSLOTS.DNMASKEN=0, the A2B_LDNSLOTS.LDNSLOTS bit field defines the number of data slots which are captured by the local node during the downstream portion of the superframe. When A2B_LDNSLOTS.DNMASKEN=1, the A2B_LDNSLOTS.LDNSLOTS bit field defines the number of data slots which are added by the local node during the downstream portion of the superframe. This field must be programmed with a value between 0 and 32 and be sufficient to accommodate all the data relative to its mode of TDM operation and the number of enabled data pins.	

### Local Upstream Slots Register (Slave Only)

In a slave node, the A2B\_LUPSLOTS register defines the number of data slots which are added by the local node during the upstream portion of the superframe. Changes to this register only take effect after setting the A2B\_CONTROL.NEWSTRCT bit in the master node. The A2B\_LUPSLOTS register is not used in the master node.




Figure 7-10: A2B\_LUPSLOTS Register Diagram

Table 7-11: A2B\_LUPSLOTS Register Fields

Bit No. (Access)	Bit Name	Description/Enumeration
5:0	LUPSLOTS	Number of Upstream Slots Generated.
(R/W)		The A2B_LUPSLOTS.LUPSLOTS bit field defines the number of data slots which are added by the transceiver during the upstream portion of the superframe. These bits must be programmed with a value between 0 and 32.

#### **Downstream Slots Register**

In a slave node, the A2B\_DNSLOTS register defines the number of data slots (not including broadcast slots) that are passed downstream (B-side) after the transceiver begins to capture data slots. In the master node, the A2B\_DNSLOTS register defines the total number of downstream data slots (including broadcast slots). Changes to this register only take effect after setting the A2B\_CONTROL.NEWSTRCT bit in the master node.




Figure 7-11: A2B\_DNSLOTS Register Diagram

Table 7-12: A2B\_DNSLOTS Register Fields

Bit No.	Bit Name	Description/Enumeration
(Access)		
5:0	DNSLOTS	Number of Downstream Slots.
(R/W)		In a master node, the A2B_DNSLOTS.DNSLOTS bit field is the number of downstream slots, including broadcast data slots. It must be sufficient to accommodate the data intended for downstream devices, which is a function of the TDM mode and the number of enabled data pins.
		In a slave node, the A2B_DNSLOTS.DNSLOTS bit field sets the number of data slots which are passed downstream. When calculating the value to program to this field, the same guidance as in the master node applies. But, slave nodes must also include any broadcast downstream slots, as programmed in the A2B_BCDNSLOTS register. Valid programming values are between 0 and 32.

#### **Upstream Slots Register**

In a slave node, the A2B\_UPSLOTS register defines the number of data slots which are passed upstream by the B-side transceiver before the transceiver begins to add data slots. In the master node, the A2B\_UPSLOTS register defines the total number of upstream data slots. Changes to this register only take effect after setting the A2B\_CONTROL.NEWSTRCT bit in the master node.




Figure 7-12: A2B\_UPSLOTS Register Diagram

Table 7-13: A2B\_UPSLOTS Register Fields

Bit No.	Bit Name	Description/Enumeration
(Access)		
5:0	UPSLOTS	Number of Upstream Slots.
(R/W)		In a master node, the A2B_UPSLOTS.UPSLOTS bit field is the number of upstream slots being received from the first-in-line slave node. It must be sufficient to accommodate all data intended for upstream devices, which is a function of TDM serial mode and the number of enabled data pins.
		In a slave node, the A2B_UPSLOTS.UPSLOTS bit field defines the number of data slots which are received from the next-in-line slave node and passed upstream before the transceiver begins to add data slots.  Valid programming values are between 0 and 32.

#### **Response Cycles Register**

The A2B\_RESPCYCS register defines the time between the start of the downstream header (the first SCF preamble bit) and the start of the upstream header (the first SCF preamble bit). The value in the register represents the number of bus bit times multiplied by 4. 1024 bit counts are in an A<sup>2</sup>B superframe between SCFs. One bus bit time = 1/(f<sub>SYSBCLK</sub>).

The A2B\_DISCVRY register in the master transceiver is programmed with the A2B\_RESPCYCS register value during discovery. Changes to this register only take effect after setting the A2B\_CONTROL.NEWSTRCT bit in the master node. This register must be written over the  $A^2B$  bus, as writes to this register from the local  $I^2C$  port have no effect.




Figure 7-13: A2B\_RESPCYCS Register Diagram

Table 7-14: A2B\_RESPCYCS Register Fields

Bit No.	Bit Name	Description/Enumeration
(Access)		
7:0	RESPCYCS	Response Cycles.
(R/W)		The A2B_RESPCYCS.RESPCYCS bit field is one-fourth the time (in terms of bus bits) from the start of a downstream frame to the start of an upstream frame.

#### Slot Format Register (Master Only, Auto-Broadcast)

The A2B\_SLOTFMT register defines the size and format of the downstream and upstream data slots. Floating-point compression of A<sup>2</sup>B data can be enabled to reduce bandwidth using this register, and ECC protection of A<sup>2</sup>B data can alternately be enabled. All nodes in an A<sup>2</sup>B system are subject to the same upstream and downstream slot format setting. Changes to this register only take effect after setting the A2B\_CONTROL.NEWSTRCT bit in the master node.

When the A2B\_SLOTFMT register is written in the master node, the new setting is automatically broadcast to all discovered slave nodes over the A<sup>2</sup>B bus. Local host writes to this register in a slave node have no effect.




Figure 7-14: A2B\_SLOTFMT Register Diagram

Table 7-15: A2B\_SLOTFMT Register Fields

Bit No. (Access)	Bit Name	Description/Enumeration	
7	UPFMT	Upstream Format.	
(R/W)		The A2B_SLOTFMT.UPFMT bit configures the format of the upstream data on the A²B bus bus. When A2B_SLOTFMT.UPFMT=0, the format of the data on the A²B bus bus is normal (no compression, no ECC protection, and one parity bit). When A2B_SLOTFMT.UPFMT=1, an alternate data format is utilized, depending on the upstream data width (A2B_SLOTFMT.UPSIZE).  When the A2B_SLOTFMT.UPSIZE bit is programmed for 12-, 16-, or 20-bit data, setting the A2B_SLOTFMT.UPFMT bit enables floating-point compression of upstream data. When this compression is used, the I²S/TDM or PDM data is 4 bits wider than the A²B data, which is compressed to reduce A²B bus bandwidth, and the data is protected by a parity bit.  When the A2B_SLOTFMT.UPSIZE bit is programmed for 24- or 32-bit data, setting the A2B_SLOTFMT.UPFMT bit enables ECC protection on upstream data slots, where ECC bits are added to each data slot instead of a parity bit (6 ECC bits for 24-bit data, 7 ECC bits for 32-bit data).  Setting the A2B_SLOTFMT.UPFMT bit when A2B_SLOTFMT.UPSIZE is programmed for 8- or 28-bit data has no effect.	
		0 Normal upstream data slot format	
		1 Alternate upstream data slot format	

Table 7-15: A2B\_SLOTFMT Register Fields (Continued)

Bit No. (Access)	Bit Name	Description/Enumeration	
6:4	UPSIZE	Upstream Slot Size.	
(R/W)	010122	The A2B SLOTFMT.UPSIZE bit field selects the upstream data slot size.	
		0 8 bits	
		1 12 bits	
		2 16 bits	
		3 20 bits	
		4 24 bits	
		5 28 bits	
		6 32 bits	
3	DNFMT	Downstream Format.	
(R/W)		The A2B_SLOTFMT. DNFMT bit configures the format of the downstream data on the A²B bus bus. When A2B_SLOTFMT. DNFMT= 0, the format of the data on the A²B bus bus is normal (no compression, no ECC protection, and one parity bit). When A2B_SLOTFMT.DNFMT = 1, an alternate data format is utilized, depending on the downstream data width (A2B_SLOTFMT.DNSIZE).  When the A2B_SLOTFMT.DNSIZE field is programmed for 12-, 16-, or 20-bit data, setting the A2B_SLOTFMT.DNFMT bit enables floating-point compression of downstream data. When this compression is used, the I²S/TDM or PDM data is 4 bits wider than the A²B data, which is compressed to reduce A²B bus bandwidth, and the data is protected by a parity bit.  When the A2B_SLOTFMT.DNSIZE bit is programmed for 24- or 32-bit data, setting the A2B_SLOTFMT.DNFMT bit enables ECC protection on downstream data slots, where ECC bits are added to each data slot instead of a parity bit (6 ECC bits for 24-bit data, 7 ECC bits for 32-bit data).  Setting the A2B_SLOTFMT.DNFMT bit when A2B_SLOTFMT.DNSIZE is pro-	
		grammed for 8- or 28-bit data has no effect.  0 Normal downstream data slot format	
		1 Alternate downstream data slot format	
2:0	DNSIZE	Downstream Slot Size.	
(R/W)		The A2B_SLOTFMT.DNSIZE bit field selects the downstream data slot size.	
		0 8 bits	
		1 12 bits	
		2 16 bits	
		3 20 bits	
		4 24 bits	

Table 7-15: A2B\_SLOTFMT Register Fields (Continued)

Bit No.	Bit Name	Description/Enumeration	
(Access)			
		5	28 bits
		6	32 bits
		7	Reserved

#### Data Control Register (Master Only, Auto-Broadcast)

The A2B\_DATCTL register is used to enable data slots and standby mode on the  $A^2B$  bus. Changes to this register only take effect after setting the A2B\_CONTROL.NEWSTRCT bit in the master node. When the A2B\_DATCTL register is written in the master node, the new setting is automatically broadcast to all discovered slave node over the  $A^2B$  bus. Local host writes to this register in a slave node have no effect.

NOTE: To switch back to normal operation, first exit the standby mode by clearing the A2B\_DATCTL.STANDBY bit, then write to the A2B\_DATCTL register to enable the upstream and downstream slots.




Figure 7-15: A2B\_DATCTL Register Diagram

Table 7-16: A2B\_DATCTL Register Fields

Bit No.	Bit Name		Description/Enumeration
(Access)			
7	STANDBY	Standby Mode Enable.	
(R/W)		The A2B_DATCTL.STANDBY bit globally enables power saving mode for all nodes and minimizes bus activity. The only traffic required is a minimal downstream preamble to keep all of the PLLs in the slave nodes synchronized. Reads and writes across the A <sup>2</sup> B bus are not supported in this mode.	
		0	Disabled
		1 Enabled	
5	ENDSNIFF	Bus Monitor Node Data Output Enable.	
(R0/W)		The A2B_DATCTL. ENDSNIFF bit controls whether or not an attached Bus Monitor Node will produce data slots as output.	
		0	Disabled
		1	Enabled
1	UPS	Upstream Slots Enable.	
(R/W)		The A2B_DATCTL.UPS bit globally enables upstream synchronous data to be sent over the bus.	
		0	Disabled
		1	Enabled

Table 7-16: A2B\_DATCTL Register Fields (Continued)

Bit No.	Bit Name	Description/Enumeration	
(Access)			
0	DNS	Downstream Slots Enable.	
(R/W)		The A2B_DATCTL. DNS bit globally enables downstream synchronous data to be sent over the bus.	
		0 Disabled	
		1	Enabled

# **Control Register**

The A2B CONTROL register provides bits which control nodes on the bus.




Figure 7-16: A2B\_CONTROL Register Diagram

Table 7-17: A2B\_CONTROL Register Fields

Bit No.	Bit Name	Description/Enumeration	
(Access)			
7	MSTR	Master Node Enable.	
(R/W)		The A2B_CONTROL.MSTR master node.	R bit controls whether the current node is a slave node or a
		0	Slave node
		1	Master node
4	XCVRBINV	Invert LVDS XCVR B Data.	
(R/W)		The A2B_CONTROL.XCVRBINV bit controls an optional inversion of data to/from LVDS XCVR B. Data is inverted when this bit is set.	
3	SWBYP	Switch Bypass Enable.	
(R/W)		The A2B_CONTROL.SWBYP bit enables the downstream LVDS XCVR without waiting for the line switch to be turned on. When this bit is set the line switch will not be enabled even if A2B_SWCTL.ENSW is set.	
2	SOFTRST	Protocol Engine Soft Reset Enable.	
(R0/W)		When the A2B_CONTROL. SOFTRST bit is set, the protocol engine in the bus node is reset, and all registers return to their respective reset states.	
		0	No action
		1	Reset protocol engine

Table 7-17: A2B\_CONTROL Register Fields (Continued)

Bit No.	Bit Name	Description/Enumeration	
(Access)			
1	ENDDSC	End Discovery Mode Enable.	
(R0/W)		In the master node, setting the A2B_CONTROL.ENDDSC bit ends discovery attempts to a new slave node.	
		0	No action
		1	End discovery
0	NEWSTRCT	New Structure Enable.	
(R0/W)		The A2B_CONTROL.NEWSTRCT bit synchronously applies a new structure to all nodes. When the A2B_CONTROL.NEWSTRCT bit is set in the master node, a new structure is applied within 5 superframe cycles unless communication errors create delays.	
		0	No action
		1	Enable new structure

### **Discovery Register (Master Only)**

Programming the A2B\_DISCVRY register with a response cycle value for a new node to be added allows the new slave node to be discovered. It triggers the start of full discovery frames being sent to the next-in-line slave node.

When the A2B\_DISCVRY register is written in the master node, the new setting is automatically broadcast to all slave nodes over the A<sup>2</sup>B bus. Local host and direct BUS\_ADDR writes to this register in a slave node have no effect.




Figure 7-17: A2B\_DISCVRY Register Diagram

Table 7-18: A2B\_DISCVRY Register Fields

Bit No. (Access)	Bit Name	Description/Enumeration	
7:0	DRESPCYC	Response Cycle Discovery.	
(R/W)		The A2B_DISCVRY.DRESPCYC bit field is written with the value to be used for A2B_RESPCYCS by a to-be discovered slave node.	

# **Switch Status Register**

The A2B\_SWSTAT register provides line diagnostics status information. Line diagnostics are performed when bias is switched onto the  $A^2B$  bus towards the next-in-line slave node.




Figure 7-18: A2B\_SWSTAT Register Diagram

Table 7-19: A2B SWSTAT Register Fields

Bit No.	Bit Name		Description/Enumeration	
(Access)				
7	FAULT_NLOC	Cable Fault Not Localized.		
(R/NW)		The A2B_SWSTAT.FAULT localized.	The A2B_SWSTAT.FAULT_NLOC bit indicates that the identified line fault is not localized.	
		0	Switch fault localized	
		1	Switch fault not localized	
6:4	FAULT_CODE	Cable Fault Code.		
(R/NW)		The A2B_SWSTAT.FAULT_CODE bit field contains downstream link cable diagnostic error codes.		
		0	No fault detected	
		1	Cable terminal shorted to GND	
		2	Cable terminal shorted to VBAT	
		3	Cable terminals shorted together	
		4	Cable disconnected or open circuit	
		5	Cable is reverse connected	
		6	Reserved	
		7	Undetermined fault	
1	FAULT	Cable Fault.		
(R/NW)		The A2B_SWSTAT.FAULT bit indicates a cable fault has been detected.		
		0	Cable fault not detected	
		1	Cable fault detected	

Table 7-19: A2B\_SWSTAT Register Fields (Continued)

Bit No.	Bit Name	Description/Enumeration	
(Access)			
0	FIN	Switch Activation Complete.	
(R/NW)		The A2B_SWSTAT.FIN bit indicates the successful completion of the switch activation sequence for biasing of the downstream link. When this bit is set the transceiver begins passing SCFs to the next-in-line slave, thus allowing it to begin locking its PLL, unless the switch is bypassed (A2B_CONTROL.SWBYP = 1)	
		0 Switch is	open or has not completed closing
		1 Switch co	ompleted closing

# **Interrupt Status Register**

The A2B INTSTAT register contains interrupt status information for the node.



Figure 7-19: A2B\_INTSTAT Register Diagram

Table 7-20: A2B\_INTSTAT Register Fields

Bit No. (Access)	Bit Name Description/Enumeration		Description/Enumeration
0 (R/NW)	IRQ	_	IRQ bit is set, the node is signaling an interrupt request, or a master node or over the A <sup>2</sup> B bus for a slave node.
		0	No interrupt request  Interrupt request

### Interrupt Source Register (Master Only)

The A2B\_INTSRC register contains information about the current highest priority interrupt. It is updated when the A2B\_INTTYPE register is read. A value of 0x00 in this register indicates that no interrupts are present.




Figure 7-20: A2B\_INTSRC Register Diagram

Table 7-21: A2B\_INTSRC Register Fields

Bit No.	Bit Name	Description/Enumeration
(Access)		
7	MSTINT	Master Interrupt.
(R/NW)		When the A2B_INTSRC.MSTINT bit is set, the current interrupt is being generated by the master node.
6	SLVINT	Slave Interrupt.
(R/NW)		When the A2B_INTSRC.SLVINT bit is set, the current interrupt is being generated by a slave node.
3:0	INODE	Interrupt Node ID.
(R/NW)		The A2B_INTSRC.INODE bit field contains the node number of the slave node that asserted the current interrupt.

#### Interrupt Type Register (Master Only)

The A2B\_INTTYPE register contains information about the pending interrupt being generated by the node indicated in the A2B\_INTSRC register and signaled with the IRQ pin. A host read of the A2B\_INTTYPE register in the master node clears this pending interrupt in the master and deasserts the IRQ pin. If other interrupts are pending, the A2B\_INTSRC and A2B\_INTTYPE registers are updated to reflect the highest priority pending interrupt, and the IRQ pin will again be asserted. Nodes closer to the master have a higher priority when the same interrupt appears in more than one slave node.




Figure 7-21: A2B\_INTTYPE Register Diagram

Table 7-22: A2B\_INTTYPE Register Fields

Bit No.	Bit Name		Description/Enumeration
(Access)			
7:0	ТҮРЕ	Interrupt Type.	
(R/NW)		_	bit field contains the current interrupt type. Interrupt errupt pending registers (A2B_INTPND0 through
		0	HDCNTERR - Header count error
		1	DDERR - Data decoding error
		2	CRCERR - CRC error
		3	DPERR - Data parity error
		4	BECOVF - Bit error counter overflow error
		5	SRFERR - SRF miss error
		6	SRFCRCERR - SRF CRC error (slave only)
		9	PWRERR - Positive terminal BP shorted to GND
		10	PWRERR - Negative terminal BN shorted to VBAT
		11	PWRERR - BP shorted to BN
		12	PWRERR - Cable disconnected or open circuit or wrong port
		13	PWRERR - Cable is reverse connected or wrong port
		15	PWRERR - Undetermined fault
		16	IO0PND - GP input IO0 interrupt (slave only)

Table 7-22: A2B\_INTTYPE Register Fields (Continued)

Bit No.	Bit Name		Description/Enumeration
(Access)			
		17	IO1PND - GP input IO1 interrupt
		18	IO2PND - GP input IO2 interrupt
		19	IO3PND - GP input IO3 interrupt
		20	IO4PND - GP input IO4 interrupt
		21	IO5PND - GP input IO5 interrupt
		22	IO6PND- GP input IO6 interrupt
		23	IO7PND - GP input IO7 interrupt
		24	DSCDONE - Discovery done interrupt (master only)
		25	I2CERR - I2C error (master only)
		26	ICRCERR - Interrupt CRC error (master only)
		41	PWRERR - Non-localized negative terminal BN short to GND
		42	PWRERR - Non-localized positive terminal BP short to VBAT
		48	Mailbox 0 full
		49	Mailbox 0 empty
		50	Mailbox 1 full
		51	Mailbox 1 empty
		128	Interrupt messaging error
		252	Startup error - Return to factory
		253	Slave INTTYPE read error - Master only
		254	Standby done - Master only
		255	MSTR_RUNNING - Master node PLL locked

### **Interrupt Pending 0 Register**

The A2B INTPND0 register contains interrupt pending bits for the node.




Figure 7-22: A2B\_INTPND0 Register Diagram

Table 7-23: A2B\_INTPND0 Register Fields

Bit No.	Bit Name		Description/Enumeration
(Access)			
7	SRFCRCERR	SRF CRC Error (Slave Only)	
(R/W1C)		The A2B_INTPND0 . SRFCRCERR bit indicates that the current slave node has detected a CRC error in the SRF.	
		0	No SRF CRC error
		1	SRF CRC error detected
6	SRFERR	SRF Miss Error.	
(R/W1C)		The A2B_INTPND0.SRFERR bit indicates that the node has not received the SRF from the downstream node at the specified time.	
		0	No SRF miss error
		1	SRF miss error detected
5	BECOVF	Bit Error Count Error.	
(R/W1C)		The A2B_INTPND0.BECOVF bit indicates that the number of errors programmed into the bit error count control register has been exceeded.	
		0	No BEC error pending
		1	BEC error pending

Table 7-23: A2B\_INTPND0 Register Fields (Continued)

power switch.    Downstream power switch error	Bit No. (Access)	Bit Name	Description/Enumeration	
power switch.    Downstream power switch error	4	PWRERR	Downstream Power Switch Error.	
Downstream power switch error	(R/W1C)		The A2B_INTPND0.PWRERR bit indicates an error reported from the downstream power switch.	
Define the ASB_INTENDO.Define bit indicates that the current node has detected a data parity error.    O			0 No power error	
(R/W1C)  The A2B_INTPNDO. DPERR bit indicates that the current node has detected a data parity error.    0   No data parity error			1 Downstream power switch error	
parity error. The error is detected only if the node consumes the data slot with a data parity error.    0	3	DPERR	Data Parity Error.	
Data parity error detected	(R/W1C)		The A2B_INTPND0.DPERR bit indicates that the current node has detected a data parity error. The error is detected only if the node consumes the data slot with a data parity error.	
CRC Error.  The A2B_INTPNDO . CRCERR bit indicates that the current node has detected a CRC error for the master node, this applies to a CRC error in the SRF. For a slave node, this applies to a CRC error in the SCF.    No CRC error     CRC error detected     DDERR   Data Decoding Error.  The A2B_INTPNDO . DDERR bit indicates that the current node has detected a data decoding error. The error is detected only if the node consumes the data slot with a data decoding error.    No data decoding error     Data decoding error detected     HDCNTERR   Header Count Error.  The A2B_INTPNDO . HDCNTERR bit indicates the current node has detected a hea er count error. For the master node, this means that the SRF has a different count value than expected.    No header count error			0 No data parity error	
The A2B_INTPND0.CRCERR bit indicates that the current node has detected a CRC error. For the master node, this applies to a CRC error in the SRF. For a slave node, this applies to a CRC error in the SRF. For a slave node, this applies to a CRC error in the SRF. For a slave node, this applies to a CRC error in the SRF. For a slave node, this applies to a CRC error in the SRF. For a slave node, this applies to a CRC error in the SRF. For a slave node, this applies to a CRC error in the SRF. For a slave node, this means that the current node has detected a data decoding error.  1 Data decoding error  1 Data decoding error detected  4 HDCNTERR  4 Header Count Error.  The A2B_INTPND0.HDCNTERR bit indicates the current node has detected a hea er count error. For the master node, this means that the SRF has a different count value than expected.  6 No header count error			1 Data parity error detected	
CRC error. For the master node, this applies to a CRC error in the SRF. For a slave node, this applies to a CRC error in the SCF.    0   No CRC error	2	CRCERR	CRC Error.	
1 DDERR Data Decoding Error. The A2B_INTPND0 . DDERR bit indicates that the current node has detected a data decoding error. The error is detected only if the node consumes the data slot with a data decoding error.  0 No data decoding error 1 Data decoding error detected  HDCNTERR Header Count Error. The A2B_INTPND0 . HDCNTERR bit indicates the current node has detected a hea er count error. For the master node, this means that the SRF has a different count value than expected.  0 No header count error	(R/W1C)		CRC error. For the master node, this applies to a CRC error in the SRF. For a slave	
DDERR  Data Decoding Error.  The A2B_INTPND0.DDERR bit indicates that the current node has detected a data decoding error. The error is detected only if the node consumes the data slot with a data decoding error.    0   No data decoding error   1   Data decoding error detected  HDCNTERR  Header Count Error.  The A2B_INTPND0.HDCNTERR bit indicates the current node has detected a hea er count error. For the master node, this means that the SRF has a different count value than expected.    0   No header count error			0 No CRC error	
The A2B_INTPND0.DDERR bit indicates that the current node has detected a data decoding error. The error is detected only if the node consumes the data slot with a data decoding error.    O   No data decoding error			1 CRC error detected	
decoding error. The error is detected only if the node consumes the data slot with a data decoding error.    0	1	DDERR	Data Decoding Error.	
Data decoding error detected  HDCNTERR  Header Count Error.  The A2B_INTPND0. HDCNTERR bit indicates the current node has detected a header count error. For the master node, this means that the SRF has a different count value than expected.  No header count error	(R/W1C)			
0 HDCNTERR  Header Count Error.  The A2B_INTPND0. HDCNTERR bit indicates the current node has detected a hea er count error. For the master node, this means that the SRF has a different count value than expected.  O No header count error			0 No data decoding error	
(R/W1C)  The A2B_INTPNDO . HDCNTERR bit indicates the current node has detected a hear er count error. For the master node, this means that the SRF has a different count value than expected.  On header count error			1 Data decoding error detected	
er count error. For the master node, this means that the SRF has a different count value than expected. For a slave node, this means that the SRF has a different value than expected.  O No header count error	0	HDCNTERR	Header Count Error.	
	(R/W1C)		The A2B_INTPNDO.HDCNTERR bit indicates the current node has detected a header count error. For the master node, this means that the SRF has a different count value than expected. For a slave node, this means that the SRF has a different value than expected.	
1 Usedan second among detected			0 No header count error	
1   reader count error detected			1 Header count error detected	

# **Interrupt Pending 1 Register**

The A2B INTPND1 register contains interrupt pending bits for the node.




Figure 7-23: A2B\_INTPND1 Register Diagram

Table 7-24: A2B\_INTPND1 Register Fields

Bit No.	Bit Name		Description/Enumeration
(Access)			
7	IO7PND	IO7 Interrupt Pending.	
(R/W1C)		The A2B_INTPND1.IO7P pending.	ND bit indicates that a pin interrupt request from IO7 is
		0	No interrupt pending
		1	Interrupt pending <inherit></inherit>
6	IO6PND	IO6 Interrupt Pending.	
(R/W1C)		The A2B_INTPND1.IO6PND bit indicates that a pin interrupt request from IO6 (DRX1) is pending.	
		0	No interrupt pending
		1	Interrupt pending
5	IO5PND	IO5 Interrupt Pending.	
(R/W1C)		The A2B_INTPND1.IO5PND bit indicates that a pin interrupt request from IO5 (DRX0) is pending.	
		0	No interrupt pending
		1	Interrupt pending

Table 7-24: A2B\_INTPND1 Register Fields (Continued)

(R/W1C)  IO4 Interrupt Pending. The A2B_INTPND1.IO4PND bit indicates that a pin interrupt request from IO4 (DTX1) is pending.  0 No interrupt pending Interrupt pending  1 Interrupt pending  (R/W1C)  IO3 Interrupt Pending. The A2B_INTPND1.IO3PND bit indicates that a pin interrupt request from IO3 (DTX0) is pending.  0 No interrupt pending Interrupt pending  1 Interrupt pending Interrupt pending  1 Interrupt pending IO2 INTERPROD1.IO2PND bit indicates that a pin interrupt request from IO2  (R/W1C)  IO2 Interrupt Pending. The A2B_INTPND1.IO2PND bit indicates that a pin interrupt request from IO2
(R/W1C)  The A2B_INTPND1.IO4PND bit indicates that a pin interrupt request from IO4 (DTX1) is pending.  0 No interrupt pending  1 Interrupt pending  (R/W1C)  IO3 Interrupt Pending.  The A2B_INTPND1.IO3PND bit indicates that a pin interrupt request from IO3 (DTX0) is pending.  0 No interrupt pending  1 Interrupt pending
(DTX1) is pending.    O   No interrupt pending
1   Interrupt pending     3   IO3PND   IO3 Interrupt Pending.   The A2B_INTPND1.IO3PND bit indicates that a pin interrupt request from IO3 (DTX0) is pending.   0   No interrupt pending     1   Interrupt pending     2   IO2PND   IO2 Interrupt Pending.   (R/W1C)   The A2B_INTPND1.IO2PND bit indicates that a pin interrupt request from IO2
3 IO3PND IO3 Interrupt Pending. The A2B_INTPND1.IO3PND bit indicates that a pin interrupt request from IO3 (DTX0) is pending.  0 No interrupt pending 1 Interrupt pending 2 IO2PND IO2 Interrupt Pending. The A2B_INTPND1.IO2PND bit indicates that a pin interrupt request from IO2 The A2B_INTPND1.IO2PND bit indicates that a pin interrupt request from IO2
(R/W1C)  The A2B_INTPND1.IO3PND bit indicates that a pin interrupt request from IO3 (DTX0) is pending.  0 No interrupt pending  1 Interrupt pending  2 IO2PND  IO2 Interrupt Pending.  (R/W1C)  The A2B_INTPND1.IO2PND bit indicates that a pin interrupt request from IO2
(DTX0) is pending.    O   No interrupt pending
1 Interrupt pending 2 IO2PND IO2 Interrupt Pending. (R/W1C) The A2B_INTPND1.IO2PND bit indicates that a pin interrupt request from IO2
2 IO2PND IO2 Interrupt Pending.  (R/W1C) The A2B_INTPND1.IO2PND bit indicates that a pin interrupt request from IO2
(R/W1C) The A2B_INTPND1.IO2PND bit indicates that a pin interrupt request from IO2
(ADR2) is pending.
0 No interrupt pending
1 Interrupt pending
1 IO1PND IO1 Interrupt Pending.
(R/W1C) The A2B_INTPND1.IO1PND bit indicates that a pin interrupt request from IO1 (ADR1) is pending.
0 No interrupt pending
1 Interrupt pending
0 IO0PND IO0 Interrupt Pending (Slave Only).
(R/W1C) The A2B_INTPND1.IOOPND bit indicates that a pin interrupt request from IOO (IRQ) is pending. On master nodes, this bit always reads 0.
0 No interrupt pending <inherit></inherit>
1 Interrupt pending

# Interrupt Pending 2 Register (Master Only)

The A2B INTPND2 register contains interrupt pending bits relevant only to master nodes.




Figure 7-24: A2B\_INTPND2 Register Diagram

Table 7-25: A2B\_INTPND2 Register Fields

Bit No.	Bit Name		Description/Enumeration
(Access)			
3	SLVIRQ	Slave Interrupt Received.	
(R/W1C)			_INTPND2.SLVIRQ bit indicates that a slave node has naster node. This bit always reads zero in a slave node.
		0	No interrupt
		1	Slave node has signaled an interrupt
2	ICRCERR	Interrupt Frame CRC Error.	
(R/W1C)		In the master mode, the A2B node has detected an interrup	_INTPND2.ICRCERR bit indicates that the master of frame CRC error.
		0	No error
		1	Interrupt frame CRC error detected
1	I2CERR	I2C Transaction Error.	
(R/W1C)		The A2B_INTPND2.I2CE	RR bit indicates that an I <sup>2</sup> C access error has occurred.
		Examples of this are an I <sup>2</sup> C w complete or a broadcast write	rite to a slave node with early acknowledge that did not that timed out.
		0	No error
		1	An I <sup>2</sup> C access error occurred
0	DSCDONE	Discovery Done.	
(R/W1C)		The A2B_INTPND2.DSCD ered. This bit always reads zer	ONE bit indicates that a new slave node has been discovor in slave nodes.
		0	No new slave node discovered
		1	New slave node discovered

### Interrupt Mask 0 Register

The A2B INTMSK0 register determines which A2B INTPND0 register bits generate interrupts.




Figure 7-25: A2B\_INTMSK0 Register Diagram

Table 7-26: A2B\_INTMSK0 Register Fields

Bit No.	Bit Name	Description/Enumeration
(Access)		
7	SRFCRCEIEN	SRF CRC Error Interrupt Enable.
(R/W)		
6	SRFEIEN	SRF Error Interrupt Enable.
(R/W)		
5	BECIEN	Bit Error Count Error Interrupt Enable.
(R/W)		
4	PWREIEN	Switch Reporting Error Interrupt Enable.
(R/W)		
3	DPEIEN	Data Parity Error Interrupt Enable.
(R/W)		
2	CRCEIEN	CRC Error Interrupt Enable.
(R/W)		
1	DDEIEN	Data Decoding Error Interrupt Enable.
(R/W)		
0	HCEIEN	Header Count Error Interrupt Enable.
(R/W)		

### **Interrupt Mask 1 Register**

The A2B INTMSK1 register determines which A2B INTPND1 register bits generate interrupts.




Figure 7-26: A2B\_INTMSK1 Register Diagram

Table 7-27: A2B\_INTMSK1 Register Fields

Bit No.	Bit Name	Description/Enumeration
(Access)		
7	IO7IRQEN	IO7 Interrupt Enable.
(R/W)		
6	IO6IRQEN	IO6 Interrupt Enable.
(R/W)		
5	IO5IRQEN	IO5 Interrupt Enable.
(R/W)		
4	IO4IRQEN	IO4 Interrupt Enable.
(R/W)		
3	IO3IRQEN	IO3 Interrupt Enable.
(R/W)		
2	IO2IRQEN	IO2 Interrupt Enable.
(R/W)		
1	IO1IRQEN	IO1 Interrupt Enable.
(R/W)		
0	IO0IRQEN	IO0 Interrupt Enable.
(R/W)		

### Interrupt Mask 2 Register (Master Only)

The A2B INTMSK2 register determines which A2B INTPND2 register bits generate interrupts.




Figure 7-27: A2B\_INTMSK2 Register Diagram

Table 7-28: A2B\_INTMSK2 Register Fields

Bit No.	Bit Name	Description/Enumeration
(Access)		
3	SLVIRQEN	Slave Interrupt Enable.
(R/W)		
2	ICRCEIEN	ICRC Error Interrupt Enable.
(R/W)		
1	I2CEIEN	I2C Error Interrupt Enable.
(R/W)		
0	DSCDIEN	Discovery Done Interrupt Enable.
(R/W)		

# **Bit Error Count Control Register**

The A2B BECCTL register controls bit error counting, including interrupt thresholds.




Figure 7-28: A2B\_BECCTL Register Diagram

Table 7-29: A2B\_BECCTL Register Fields

Bit No.	Bit Name		Description/Enumeration
(Access)			
7:5	THRESHLD	Threshold to Generate an Int	errupt.
(R/W)		The A2B_BECCTL.THRESHLD bit field configures the number of errors counted before the A2B_INTPNDO.BECOVF bit is set.	
		0	Interrupt after 2 errors
		1	Interrupt after 4 errors
		2	Interrupt after 8 errors
		3	Interrupt after 16 errors
		4	Interrupt after 32 errors
		5	Interrupt after 64 errors
		6	Interrupt after 128 errors
		7	Interrupt after 256 errors
4	ENICRC	Enable ICRCERR Count.	
(R/W)		When the A2B_BECCTL.ENICRC bit is set, the bit error count regist mented every time a CRC error is detected in the interrupt response fra	
		0	Disabled
		1	Enable bit error counting

Table 7-29: A2B\_BECCTL Register Fields (Continued)

Bit No.	Bit Name		Description/Enumeration
(Access)			
3	ENDP	Enable DPERR Count.	
(R/W)		When the A2B_BECCTL.ENDP bit is set, the bit error count register is incremented on every parity error of the streaming data.	
		0	No parity error
		1	Parity error
2	ENCRC	Enable CRCERR Count.	
(R/W)		When the A2B_BECCTL.ENCRC bit is set, the bit error count register is incremented on every CRC error in a control or response frame. This excludes interrupt frame CRC errors.	
		0	No CRC error
		1	CRC error
1	ENDD	Enable DDERR Count.	
(R/W)		When the A2B_BECCTL . ENDD bit is set, the bit error count register is incremented on every data decoding error.	
		0	Disabled
		1	Enabled
0	ENHDCNT	Enable HDCNTERR Count.	
(R/W)		When the A2B_BECCTL.ENHDCNT bit is set, the bit error count register is incremented if there is a discrepancy between the actual and expected header count field.	
		0	Disabled
		1	Enabled

# **Bit Error Count Register**

The A2B\_BECNT register accumulates the error count of the error types selected in the A2B\_BECCTL register. Any write to this register clears the count.




Figure 7-29: A2B\_BECNT Register Diagram

Table 7-30: A2B\_BECNT Register Fields

Bit No. (Access)	Bit Name	Description/Enumeration
7:0	BECNT	Bit Error Count.
(R/WC)		The A2B_BECNT . BECNT bit field provides the number of bit errors counted, based on the value programmed into the A2B_BECCTL register.

#### **Testmode Register**

The A2B\_TESTMODE register provides control bits to be used in testing the A<sup>2</sup>B link. The A2B\_TESTMODE.PRBSDN and A2B\_TESTMODE.PRBSUP bits are used to enable the use of pseudo-random data in the downstream and upstream data slots on the A<sup>2</sup>B bus, respectively. Downstream data is checked in the last slave node based on the programming of the A2B\_DNSLOTS, A2B\_LDNSLOTS, and A2B\_BCDNSLOTS registers. Upstream data is checked in the master node. Data mismatches increment a 32-bit counter (which can be read via the A2B\_ERRCNTO through A2B\_ERRCNT3 registers). The A2B\_TESTMODE register must be programmed via a broadcast write. Slave to slave communications adversely affect a Bit Error Rate Test (BERT).




Figure 7-30: A2B\_TESTMODE Register Diagram

Table 7-31: A2B\_TESTMODE Register Fields

Bit No.	Bit Name		Description/Enumeration
(Access)			
5:4	RXDPTH	RX Fifo Depth.	
(R/W)		The A2B_TESTMODE.RXD	OPTH bits control the data recovery FIFO depth.
		0	Do Not Change FIFO Depth
		1	Increase FIFO Depth by 1
		2	Increase FIFO Depth by 2
		3	Increase FIFO Depth by 2
2	PRBSN2N	PRBS N2N Mode Enable.	
(R/W)		ta bits and transmits the expe mination of where bus errors	. PRBSN2N bit is set, each node checks all incoming dacted data to the next node. This allows for better deteroccur. This bit only takes effect when either or both of SDN and A2B_TESTMODE.PRBSUP bits are set.
		0	Disabled
		1	Enabled

Table 7-31: A2B\_TESTMODE Register Fields (Continued)

Bit No.	Bit Name	Description/Enumeration	
(Access)			
1	PRBSDN	PRBS Data Downstream Enable.	
(R/W)		The A2B_TESTMODE . PRBSDN bit enables PRBS data to be sent downstream towards the last slave node.	
		0	Disable PRBS data
		1	PRBS data
0	PRBSUP	PRBS Data Upstream Enable.	
(R/W)		The A2B_TESTMODE.PRBSUP bit enables PRBS data to be sent upstream towards the master node.	
		0	Disable PRBS data
		1	PRBS data

# **PRBS Error Count Byte 0 Register**

The A2B\_ERRCNTO register holds the least significant byte of the 32-bit error count accumulated during the PRBS bit error test.




Figure 7-31: A2B\_ERRCNT0 Register Diagram

Table 7-32: A2B\_ERRCNT0 Register Fields

Bit No.	Bit Name	Description/Enumeration
(Access)		
7:0	ERRCNT	Error Count for PRBS.
(R/NW)		The A2B_ERRCNTO.ERRCNT bit field contains one byte of the 32-bit PRBS bit error count.

# **PRBS Error Count Byte 1 Register**

The A2B\_ERRCNT1 register holds the second byte (bits 15:8) of the error count accumulated during the PRBS bit error test.




Figure 7-32: A2B\_ERRCNT1 Register Diagram

Table 7-33: A2B\_ERRCNT1 Register Fields

Bit No.	Bit Name	Description/Enumeration
(Access)		
7:0	ERRCNT	Error Count for PRBS.
(R/NW)		The A2B_ERRCNT1.ERRCNT bit field contains one byte of the 32-bit PRBS bit error count.

# **PRBS Error Count Byte 2 Register**

The A2B\_ERRCNT2 register holds the third byte (bits 23:16) of the error count accumulated during the PRBS bit error test.




Figure 7-33: A2B\_ERRCNT2 Register Diagram

Table 7-34: A2B\_ERRCNT2 Register Fields

Bit No. (Access)	Bit Name	Description/Enumeration
7:0	ERRCNT	Error Count for PRBS.
(R/NW)		The A2B_ERRCNT2.ERRCNT bit field contains one byte of the 32-bit PRBS bit error count.

# **PRBS Error Count Byte 3 Register**

The A2B\_ERRCNT3 register holds the most significant byte (bits 31:24) of the 32-bit error count accumulated during the PRBS bit error test. The A2B\_ERRCNT0 register is the least significant byte of the 32-bit error count.




Figure 7-34: A2B\_ERRCNT3 Register Diagram

Table 7-35: A2B\_ERRCNT3 Register Fields

Bit No. (Access)	Bit Name	Description/Enumeration
7:0	ERRCNT	Error Count for PRBS.
(R/NW)		The A2B_ERRCNT3.ERRCNT bit field contains one byte of the 32-bit PRBS bit error count.

# **Node Register**

The A2B NODE register contains information required for node-to-node communication.




Figure 7-35: A2B\_NODE Register Diagram

Table 7-36: A2B\_NODE Register Fields

Bit No.	Bit Name	Description/Enumeration	
(Access)			
7	LAST	Last Node.	
(R/NW)		The A2B_NODE.LAST bit indicates that this node is not connected to a downstream node. It is set by default at reset and cleared during discovery.	
		0 Not Last Node	
		1 Last Node	
6	NLAST	Next-to-Last Node.	
(R/NW)		The A2B_NODE.NLAST bit indicates that this node is directly upstream of the last node. It is set during discovery.	
		0 Not Next-to-Last Node	
		1 Next-to-Last Node	
5	DISCVD	Node Discovered.	
(R/NW)		The A2B_NODE.DISCVD bit indicates that this node has been discovered. This bit always reads as 0 in a master node.	
		0 Not Discovered	
		1 Discovered	
3:0	NUMBER	Number Currently Assigned to Node.	
(R/NW)		The A2B_NODE. NUMBER bit field reports the node number assigned to the node during discovery. This field always reads as 0 in a master node.	

#### **Discovery Status Register (Master Only)**

The A2B\_DISCSTAT register provides status for discovery transactions on the  $A^2B$  bus. An  $I^2C$  write to the A2B\_DISCVRY register sets the A2B\_DISCSTAT.DSCACT bit and causes the A2B\_NODEADR.NODE field to be written to this register. Discovery mode can be aborted by writing to the A2B\_CONTROL.ENDDSC bit.




Figure 7-36: A2B\_DISCSTAT Register Diagram

Table 7-37: A2B\_DISCSTAT Register Fields

Bit No.	Bit Name	Description/Enumeration
(Access)		
7	DSCACT	Discovery Active.
(R/NW)		The A2B_DISCSTAT. DSCACT bit is set while the master node is in discovery mode.
3:0	DNODE	Discovery Node.
(R/NW)		When the A2B_DISCSTAT.DSCACT bit is set, the A2B_DISCSTAT.DNODE bit field shows the node being used for discovery frames. If A2B_DISCSTAT.DSCACT is cleared, the A2B_DISCSTAT.DNODE bit field retains the value of the last node discovered.

# **LVDSA TX Control Register**

The A2B\_TXACTL register provides transmitter control for LVDS transceiver A. The values in this register are only applied when the A2B\_TXACTL.TXAOVREN bit is set.




Figure 7-37: A2B\_TXACTL Register Diagram

Table 7-38: A2B\_TXACTL Register Fields

Bit No.	Bit Name	Description/Enumeration	
(Access)			
7	TXAOVREN	TXA Control Override Enable.	
(R/W)		The A2B_TXACTL . TXAOVREN bit is used to force values from the A2B_TXACTL register to override the default values.	
1:0	TXALEVEL	TXA Level.	
(R/W)		The A2B_TXACTL.TXALEVEL bit field determines the transmitter output signal levels.	
		0 High Transmit Power Level	
		1	Reserved
		2	Medium Transmit Power Level
		3	Low Transmit Power Level

# **LVDSB TX Control Register**

The A2B\_TXBCTL register provides transmitter control for LVDS transceiver B. The values in this register are only applied when the A2B\_TXBCTL.TXBOVREN bit is set.




Figure 7-38: A2B\_TXBCTL Register Diagram

Table 7-39: A2B\_TXBCTL Register Fields

Bit No.	Bit Name	Description/Enumeration	
(Access)			
7	TXBOVREN	TXB Control Override Enable.	
(R/W)		The A2B_TXBCTL.TXBOVREN bit is used to force values from the A2B_TXBCTL register to override the default values.	
1:0	TXBLEVEL	TXB Level.	
(R/W)		The A2B_TXBCTL.TXBLEVEL bit field determines the transmitter output signal levels.	
		0	High Transmit Power Level
		1	Reserved
		2	Medium Transmit Power Level
		3	Low Transmit Power Level

# Local Interrupt Type (Slave Only)




Figure 7-39: A2B\_LINTTYPE Register Diagram

Table 7-40: A2B\_LINTTYPE Register Fields

Bit No. (Access)	Bit Name		Description/Enumeration
7:0	LTYPE	Local Interrupt Type.	
(R/NW)		48	Mailbox 0 Full
		49	Mailbox 0 Empty
		50	Mailbox 1 Full
		51	Mailbox 1 Empty

# **I2C Configuration Register**

The A2B\_I2CCFG register controls the data rate of the  $I^2C$  port in  $A^2B$  slave nodes and sets the  $I^2C$  behavior in the  $A^2B$  master node.




Figure 7-40: A2B\_I2CCFG Register Diagram

Table 7-41: A2B\_I2CCFG Register Fields

Bit No.	Bit Name	Description/Enumeration	
(Access)			
2	FRAMERATE	Audio Frame Rate (Slave Only).	
(R/W)		The A2B_I2CCFG. FRAMERATE bit defaults to 48 kHz. This bit only affects the local clock generation for the I <sup>2</sup> C interface to match standard I <sup>2</sup> C clock speeds.	
		0 48 kHz	
		1 44.1 kHz	
1	EACK	Early Acknowledge (Master Only).	
(R/W)		When A2B_I2CCFG.EACK is set, the I <sup>2</sup> C interface provides an acknowledge to writes addressed to a slave node before the write has completed on the A <sup>2</sup> B bus. If there is an error (for example, a timeout or address error), the A2B_INTPND2.I2CERR bit is set. When A2B_I2CCFG.EACK is cleared, I <sup>2</sup> C transactions are clock-stretched until they are complete in the system so that a correct ACK/NACK can be generated by the I <sup>2</sup> C interface.  The A2B_I2CCFG.EACK bit can be used for I <sup>2</sup> C access of a slave node. For accesses to peripherals connected to slave nodes, the clock stretching feature is required for the I <sup>2</sup> C interface of the host.	
		0 Stretch Transactions	
		1 Provide Write Acknowledge	
0	DATARATE	I2C Data Rate (Slave Only).	
(R/W)		The A2B_I2CCFG. DATARATE bit configures the I2C data rate.	
		0 100 kHz	
		1 400 kHz	

# **PLL Control Register**

The A2B PLLCTL register provides control bits for the PLL.




Figure 7-41: A2B\_PLLCTL Register Diagram

Table 7-42: A2B\_PLLCTL Register Fields

Bit No.	Bit Name		Description/Enumeration
(Access)			
7:6	SSMODE	Spread Spectrum Mode.	
(R/W)		The A2B_PLLCTL.SSMODE bit field selects the spread spectrum mode. Spread spectrum clocking support can be enabled for the internal clocks, the I <sup>2</sup> S interface and the programmed CLKOUTs.	
		0	No Spread
		1	Spread A <sup>2</sup> B Bus Clocks Only
		2	Spread A <sup>2</sup> B Bus Clocks and I <sup>2</sup> S Clocks
		3	Reserved
3	SSDEPTH	Spread Spectrum Depth.	
(R/W)		The A2B_PLLCTL.SSDEPTH bit determines the spread spectrum depth of motion.	
		0	Low Spread Spectrum Depth of Modulation
		1	High Spread Spectrum Depth of Modulation
1:0	SSFREQ	Spread Spectrum Frequency.	
(R/W)		The A2B_PLLCTL . SSFREQ bit determines the frequency modulation (multi $f_{SYNCM}$ ).	
		0	4x
		1	5x
		2	6x
		3	7x

#### **12S Global Configuration Register**

The A2B\_I2SGCFG register provides bits which control the operation of all I<sup>2</sup>S units. The A2B\_I2SGCFG register must be programmed before any of the A2B\_I2SCFG.TX0EN, A2B\_I2SCFG.TX1EN, A2B\_I2SCFG.RX1EN, A2B\_I2SCFG.RX1EN, A2B\_PDMCTL.PDM1EN bits are set.

For the master node, the A2B\_I2SGCFG register must be programmed before discovery and must not be modified after discovery.




Figure 7-42: A2B\_I2SGCFG Register Diagram

Table 7-43: A2B\_I2SGCFG Register Fields

Bit No.	Bit Name	Description/Enumeration	
(Access)			
7	INV	Invert Sync.	
(R/W)		The A2B_I2SGCFG. INV bit determines whether the rising edge or the falling edge of the A2B_SYNC pin corresponds to the start of an audio frame. If the A2B_I2SGCFG. INV bit is to be set in a master node, it must be set before the A2B_SWCTL. ENSW bit is set.	
		0	Rising edge of SYNC pin at start of audio frame
		1	Falling edge of SYNC pin at start of audio frame
6	EARLY	Early Sync.	
(R/W)		The A2B_I2SGCFG.EARLY bit determines whether the A2B_SYNC pin changes in the same cycle as the MSB of data slot 0 or one cycle before the MSB of data slot 0.	
		0	Change SYNC pin in same cycle
		1	Change SYNC pin in previous cycle

Table 7-43: A2B\_I2SGCFG Register Fields (Continued)

Bit No. (Access)	Bit Name		Description/Enumeration
5 (R/W)	ALT	Alternating Sync.  The A2B_I2SGCFG.ALT bit determines whether the A2B_SYNC pin is pulsed high for one cycle at the start of each sampling period or driven high during right channel data and low during left channel data for I <sup>2</sup> S stereo mode operation.	
			Pulse SYNC Pin High for 1 Cycle  Drive SYNC Pin for I <sup>2</sup> S Operation
4 (R/W)	TDMSS	TDM Channel Size. The A2B_I2SGCFG.TDMS  0	S bit determines whether the slot size is 16 or 32 bits.  32-Bit  16-Bit
3 (R/W)	RXONDTX1	Enable Serial RX on DTX1 Pin.  When the A2B_I2SGCFG.RXONDTX1 bit is set, the DTX1 pin is used for I2S/TDM RX in place of the DRX1 pin, and the values of A2B_I2SCFG.TX1EN and A2B_I2SCFG.RX1EN are ignored.	
2:0 (R/W)	TDMMODE	TDM Mode.	ODE bit field selects the mode for the I <sup>2</sup> S/TDM units.  TDM2  TDM4  TDM8  TDM12 (No slave node support)  TDM16  TDM20 (No slave node support)  TDM24 (No slave node support)  TDM24 (No slave node support)

#### **12S Configuration Register**

The A2B\_I2SCFG register provides control over which I<sup>2</sup>S data pins are enabled, how the data associated with them is stored in the internal frame buffers, and the polarity of the BCLK signal.

IMPORTANT: If both A2B\_I2SCFG.RX1EN and A2B\_I2SCFG.RX0EN are set and both A2B\_PDMCTL.PDM1EN and A2B\_PDMCTL.PDM0EN are cleared, the received I<sup>2</sup>S data from the A2B\_DRX1 and A2B\_DRX0 pins is written into the A<sup>2</sup>B frame buffer independently.

IMPORTANT: If both A2B\_I2SCFG. TX1EN and A2B\_I2SCFG. TX0EN are set, the  $I^2S$  transmit data for both the A2B\_DTX1 and A2B\_DTX0 pins is read from the  $A^2B$  frame buffer independently.




Figure 7-43: A2B\_I2SCFG Register Diagram

Table 7-44: A2B\_I2SCFG Register Fields

Bit No.	Bit Name	Description/Enumeration	
(Access)			
7	RXBCLKINV	RX BCLK Invert.	
(R/W)		The A2B_I2SCFG.RXBCLKINV bit controls the BCLK edge that the A2B_DRX0 and A2B_DRX1 pins are sampled on. For master nodes only, this is also the sampling edge for the A2B_SYNC pin.	
		0	Sample on rising edge of BCLK
		1	Sample on falling edge of BCLK

Table 7-44: A2B\_I2SCFG Register Fields (Continued)

Bit No.	Bit Name	Description/Enumeration	
(Access)			
	RX2PINTL	RX 2 Pin Interleave.	
(R/W)		The A2B_I2SCFG.RX2PINTL bit is only used when TDM data is received on two pins simultaneously. When this bit is cleared (default), the data received on the A2B_DRX0 pin is associated with the lower half of the bus data slots, and the data received on the A2B_DRX1 pin is associated with the upper half of the bus data slots. When the A2B_I2SCFG.RX2PINTL bit is set, the data received on the A2B_DRX0 pin is associated with the even bus data slots (slot 0, slot 2,, slot 30), and the data received on the A2B_DRX1 pin is associated with the odd bus data slots (slot 1, slot 3,, slot 31).	
		0	No Interleaving
		1	Interleaving
5	RX1EN	I2S RX 1 Enable.	
(R/W)		_	bit enables I <sup>2</sup> S/TDM receive data on the A2B_DRX1 he A2B_PDMCTL . PDM1EN bit is set.
		0	Disabled
		1	Enabled
4	RX0EN	I2S RX 0 Enable.	
(R/W)		_	bit enables I <sup>2</sup> S/TDM receive data on the A2B_DRX0 he A2B_PDMCTL . PDM0EN bit is set.
		0	Disabled
		1	Enabled
3	TXBCLKINV	TX BCLK Invert.	
The A2B_I2SCFG. TXBCLKINV bit controls the BCLK edge and A2B_DTX1 pins are driven on. For slave nodes only, this is for the A2B_SYNC pin.		=	
		0	Drive on Rising Edge of BCLK
		1	Drive on Falling Edge of BCLK

Table 7-44: A2B\_I2SCFG Register Fields (Continued)

Bit No.	Bit Name	Description/Enumeration	
(Access)			
2	TX2PINTL	TX 2 Pin Interleave.	
(R/W)		The A2B_I2SCFG.TX2PINTL bit is only used when TDM data is transmitted on two pins simultaneously. When this bit is cleared (default), the data transmitted on the A2B_DTX0 pin is associated with the lower half of the bus data slots, and the data transmitted on the A2B_DTX1 pin is associated with the upper half of the bus data slots.	
		When the A2B_I2SCFG.TX2PINTL bit is set, the even bus data slots (slot 0, slot 2,, slot 30) transmitted on the A2B_DTX0 pin, and the odd bus data slots (slot 1, slot 3,, slot 31) are transmitted on the A2B_DTX1 pin.	
		0	Disabled
		1	Enabled
1	TX1EN	I2S TX 1 Enable.	
(R/W)		The A2B_I2SCFG.TX1EN pin.	bit enables I <sup>2</sup> S/TDM transmit data on the A2B_DTX1
		0	Disabled
		1	Enabled
0	TX0EN	I2S TX 0 Enable.	
(R/W)		The A2B_I2SCFG.TX0EN bit enables I <sup>2</sup> S/TDM transmit data on the A2B_DTX pin.	
		0	Disabled
		1	Enabled

# **12S Rate Register (Slave Only)**

The A2B\_I2SRATE register controls the I<sup>2</sup>S/TDM interfaces in slave nodes, which may run at a multiple of the superframe rate.




Figure 7-44: A2B\_I2SRATE Register Diagram

Table 7-45: A2B\_I2SRATE Register Fields

Bit No. (Access)	Bit Name		Description/Enumeration
7	SHARE	Share A2B Bus Slots in Reduced Rate Mode.	
(R/W)		The A2B_I2SRATE.SHARE bit function applies only when the local sample rate is lower than the superframe rate. When the A2B_I2SRATE.SHARE bit is set, I2S/TDM data for the local node is time multiplexed on the A2B bus. Only A2B_I2SRRSOFFS.RRSOFFSET values of 0 or 1 are supported when the A2B I2SRATE.SHARE bit is enabled.	
		0	Disabled
		1	Enabled
6	REDUCE	Reduce and Duplicate.	
(R/W)		The A2B_I2SRATE.REDUCE bit function applies only when the local sample rate is higher than the superframe rate. When the A2B_I2SRATE.REDUCE bit is set, the number of received samples is reduced so that only one sample is used per superframe, and transmitted samples are duplicated so that only one sample is needed per superframe.	
		0	Disabled
		1	Enabled
5:3	BCLKRATE	BCLK Frequency Select.	
(R/W)		The A2B_I2SRATE.BCLKRATE bit field is used to select an alternate BCLK frequency for a reduced rate slave node. The nominal BCLK frequency is determined the superframe frequency (SFF), settings, and reduced rate divide ratio (from A2B_I2SRATE.RRDIV and A2B_I2SRATE.I2SRATE).	
		0	BCLK frequency as configured in A2B_I2SGCFG
		1	SYNC frequency x 2048

Table 7-45: A2B\_I2SRATE Register Fields (Continued)

Bit No.	Bit Name		Description/Enumeration
(Access)			
		2	SYNC frequency x 4096
		4	SFF frequency x 64
		5	SFF frequency x 128
		6	SFF frequency x 256
2:0	I2SRATE	I2S Rate Select.	
(R/W)		The A2B_I2SRATE.I2SRATE bit sets the rate for I <sup>2</sup> S/TDM transmit and receive operations in the local slave node. This sample rate is based on the superframe frequency (SFF is either 48 kHz or 44.1 kHz).	
		0	SFF x 1
		1	SFF / 2
		2	SFF / 4
		3	SFF / A2B_I2SRRATE.RRDIV
		5	SFF x 2
		6	SFF x 4

# **I2S Transmit Data Offset Register (Master Only)**

The A2B\_I2STXOFFSET register controls the number of I<sup>2</sup>S transmit channels which are skipped before the node begins transmitting data.




Figure 7-45: A2B\_I2STXOFFSET Register Diagram

Table 7-46: A2B\_I2STXOFFSET Register Fields

Bit No.	Bit Name		Description/Enumeration
(Access)			
7	TSBEFORE	Three-State Before TX Channels.	
(R/W)		When the A2B_I2STXOFFSET.TSBEFORE bit is cleared (default), the A2B_DTX0 and A2B_DTX1 pins are driven low at the beginning of each frame for the number of data channels defined in A2B_I2STXOFFSET.TXOFFSET. When this bit is set, the A2B_DTX0 and A2B_DTX1 pins are instead three-stated for the number of data channels defined in A2B_I2STXOFFSET.TXOFFSET.	
		0	Disable
		1	Enable
6	TSAFTER	Three-State After TX Channels.	
(R/W)		When the A2B_I2STXOFFSET.TSAFTER bit is cleared (default), the A2B_DTX0 and A2B_DTX1 pins are driven low after all valid channels have been transmitted. When the A2B_I2STXOFFSET.TSAFTER bit is set, the A2B_DTX0 and A2B_DTX1 pins are instead three-stated after all valid channels have been transmitted.	
		0	Disable
		1	Enable

Table 7-46: A2B\_I2STXOFFSET Register Fields (Continued)

Bit No.	Bit Name	Description/Enumeration	
(Access)			
5:0	TXOFFSET	Serial TX Offset Select.	
(R/W)		The A2B_I2STXOFFSET.TXOFFSET bit field defines the number of I <sup>2</sup> S/TDM channels that are skipped before the node begins transmitting data. The valid values for this field are 0-63.	
		0 No TX offset	
		1	1 TDM channel
		62	62 TDM channels
		63	63 TDM channels

# 12S Receive Data Offset Register (Master Only)

The A2B\_I2SRXOFFSET register controls the number of I<sup>2</sup>S receive channels which are skipped before the node begins receiving data.




Figure 7-46: A2B\_I2SRXOFFSET Register Diagram

Table 7-47: A2B\_I2SRXOFFSET Register Fields

Bit No.	Bit Name	Description/Enumeration		
(Access)				
5:0	RXOFFSET	Serial RX Offset Select.		
(R/W)		The A2B_I2SRXOFFSET.RXOFFSET bit field defines the number of I <sup>2</sup> S/TDM channels that are skipped before the node begins receiving data. The valid values for this field are 0-63.		
		0 No RX offset		
		62	62 TDM channels	
		63	63   63 TDM channels	

#### **SYNC Offset Register (Slave Only)**

The A2B\_SYNCOFFSET register adjusts the  $A^2B$  bus clock ( $f_{SYSBCLK}$ ) cycle count on which the A2B\_SYNC pin indicates the start of an audio frame.  $A^2B$  slave nodes can all sample exactly at the same time by individually compensating for their propagation delay with this register setting.

The A2B\_SYNCOFFSET register must be programmed before any of the data pin enable bits are set (A2B\_I2SCFG.TX0EN, A2B\_I2SCFG.TX1EN, A2B\_I2SCFG.RX0EN, A2B\_I2SCFG.RX1EN, A2B\_PDMCTL.PDM0EN, or A2B\_PDMCTL.PDM1EN).




Figure 7-47: A2B\_SYNCOFFSET Register Diagram

Table 7-48: A2B\_SYNCOFFSET Register Fields

Bit No.	Bit Name	Description/Enumeration		
(Access)				
7:0	SYNCOFFSET	SYNC Offset Select.		
(R/W)		The A2B_SYNCOFFSET.SYNCOFFSET bit field adjusts the system clock cycle where the A2B_SYNC pin indicates the start of an audio frame. The value programmed to the A2B_SYNCOFFSET.SYNCOFFSET field is the 8-bit signed, two's complement representation of the integer value defining the number of SYSBCLK cycles that lag the SYNC signal before the superframe begins. Valid values for this field range from no SYNC offset (0x00) to the SYNC occurring 127 cycles before the start of the superframe (0x81).		
		0 No offset		
		1-128 Reserved 129 127 SYSBCLK cycles		
		130-254	126 to 2 SYSBCLK cycles (respectively)	
		255	1 SYSBCLK cycle	

# **PDM Control Register**

The A2B PDMCTL register provides enable bits for the pulse density modulators.




Figure 7-48: A2B\_PDMCTL Register Diagram

Table 7-49: A2B\_PDMCTL Register Fields

Bit No.	Bit Name	Description/Enumeration		
(Access)				
6:5	PDMRATE	PDM Sample Rate Select.		
(R/W)		The A2B_PDMCTL.PDMRATE bit field controls the output rate of the PDM demodulators, which is based off of the superframe rate (SFF). Changes to the A2B_PDMCTL.PDMRATE field do not change the PDM clock frequency. For a slave		
		node, setting the node to a reduced rate changes the SYNC and PDM clock frequencies. Setting the slave node to an increased rate changes only the SYNC. The PDM clock frequency stays at 3.07MHz.		
		0	SFF	
		1	SFF/2	
		2	SFF/4	
		3	Reserved	
4	HPFEN	Highpass Filter Enable.		
(R/W)		The A2B_PDMCTL.HPFEN bit controls whether or not the high pass filter is used on received PDM data.		
		0	Disabled	
		1	Enabled	
3	PDM1SLOTS	PDM1 Channels.		
(R/W)		The A2B_PDMCTL.PDM1SLOTS bit controls whether the PDM signal on the A2B_DRX1 pin is one channel (mono) or two channels (stereo).		
		0	Mono	
		1	Stereo	

Table 7-49: A2B\_PDMCTL Register Fields (Continued)

Bit No.	Bit Name	Description/Enumeration		
(Access)				
2	PDM1EN	PDM1 Enable.		
(R/W)		The A2B_PDMCTL.PDM1EN bit enables PDM reception on the A2B_DRX1/A2B_I06 pin.		
		0	Disabled	
		1	Enabled	
1	PDM0SLOTS	PDM0 Channels.		
(R/W)		The A2B_PDMCTL.PDM0SLOTS bit controls whether the PDM signal on the A2B_DRX0 pin is one channel (mono) or two channels (stereo).		
		0	Mono	
		1	Stereo	
0	PDM0EN	PDM0 Enable.		
(R/W)		The A2B_PDMCTL.PDM0EN bit enables PDM reception on the A2B_DRX0/A2B_I05 pin.		
		0	Disabled	
		1	Enabled	

# **Error Management Register**

The A2B\_ERRMGMT register provides options for reporting communication errors over the  $I^2S/TDM$  interface.




Figure 7-49: A2B\_ERRMGMT Register Diagram

Table 7-50: A2B\_ERRMGMT Register Fields

Bit No.	Bit Name	Description/Enumeration		
(Access)				
2	ERRSLOT	Error Slot Enable.		
(R/W)		Setting the A2B_ERRMGMT . ERRSLOT bit causes the transceiver to append an extra I <sup>2</sup> S/TDM data channel to the TDM stream to indicate A <sup>2</sup> B errors in the received data slots.		
		0	Disabled	
		1	Enabled	
1	ERRSIG	Signal Data in Unused Data Bits Enable.		
(R/W)		When the A2B_ERRMGMT . ERRSIG is set, any unused data bits in each $I^2S/TD$ channel indicate data errors.		
			Disabled	
		1	Enabled	
0	ERRLSB	Signal Data Error in LSB Enable.		
(R/W)		When the A2B_ERRMGMT . ERRLSB bit is set, the LSB of each $I^2S/TDM$ replaced with an active-high status bit indicating that there is an error in the (1= error, 0 = no error).		
		0	Disabled	
		1	Enabled	

# **GPIO Output Data Register**

The A2B GPIODAT register controls output data for general-purpose I/O pins.




Figure 7-50: A2B\_GPIODAT Register Diagram

Table 7-51: A2B\_GPIODAT Register Fields

Bit No. (Access)	Bit Name		Description/Enumeration		
7	IO7DAT	IO7 Output Data.	IO7 Output Data.		
(R/W)		The value of the A2B_GPIODAT.IO7DAT bit is driven onto the IO7 pin when it is in GPIO mode with its output driver enabled (A2B_GPIOOEN.IO7OEN=1).			
		0	Output Low		
		1	Output High		
6	IO6DAT	IO6 Output Data.			
(R/W)		The value of the A2B_GPIODAT.IO6DAT bit is driven onto the IO6 pin when it is in GPIO mode with its output driver enabled (A2B_GPIOOEN.IO60EN=1).			
		0	Output Low		
		1	Output High		
5	IO5DAT	IO5 Output Data.			
(R/W)		The value of the A2B_GPIODAT.IO5DAT bit is driven onto the IO5 pin when it is in GPIO mode with its output driver enabled (A2B_GPIOOEN.IO5OEN=1).			
		0	Output Low		
		1	Output High		

Table 7-51: A2B\_GPIODAT Register Fields (Continued)

Bit No.	Bit Name	Description/Enumeration		
(Access)				
4	IO4DAT	IO4 Output Data.		
(R/W)		The value of the A2B_GPIODAT.IO4DAT bit is driven onto the IO4 pin when it is in GPIO mode with its output driver enabled (A2B_GPIOOEN.IO40EN=1).		
		0	Output Low	
		1	Output High	
3	IO3DAT	IO3 Output Data.		
(R/W)		The value of the A2B_GPIODAT.IO3DAT bit is driven onto the IO3 pin when it is in GPIO mode with its output driver enabled (A2B_GPIOOEN.IO3OEN=1).		
		0	Output Low	
		1	Output High	
2	IO2DAT	IO2 Output Data.		
(R/W)		DDAT.IO2DAT bit is driven onto the IO2 pin when it is ut driver enabled (A2B_GPIOOEN.IO2OEN=1).		
		0	Output Low	
		1	Output High	
1	IO1DAT	IO1 Output Data.		
(R/W)		The value of the A2B_GPIODAT.IO1DAT bit is driven onto the IO1 pin when it is in GPIO mode with its output driver enabled (A2B_GPIOOEN.IO1OEN=1).		
		0	Output Low	
		1	Output High	
0	IO0DAT	IO0 Output Data.		
(R/W)	(R/W) The value of the A2B_GPIODAT.IO0DAT bit is driven onto the in GPIO mode with its output driver enabled (A2B_GPIOOEN.		<del>-</del>	
		0	Output Low	
		1	Output High	

# **GPIO Output Data Set Register**

The A2B\_GPIODATSET register allows setting of individual GPIO output register bits (write 1 to set) without influencing the states of the other GPIO output register bits. Reads from this address return the value in the GPIO output data (A2B\_GPIODAT) register.




Figure 7-51: A2B\_GPIODATSET Register Diagram

Table 7-52: A2B GPIODATSET Register Fields

Bit No. (Access)	Bit Name		De	escription/Enumeration	
7	IO7DSET	IO7 Data Set.	IO7 Data Set.		
(R/W1S)		The A2B_GPIODATSET.IO7DSET bit executes a write-1-to-set action for the A2B_GPIODAT.IO7DAT bit.			
		0	No	o Action	
		1	Set	t Bit	
6	IO6DSET	IO6 Data Set.			
(R/W1S)		The A2B_GPIODATSET.IO6DSET bit executes a write-1-to-set action for the A2B_GPIODAT.IO6DAT bit.		DSET bit executes a write-1-to-set action for the	
		0	No	o Action	
		1	Set	t Bit	
5	IO5DSET	IO5 Data Set.			
(R/W1S)		The A2B_GPIODATSET.IO5DSET bit executes a write-1-to-set action for the A2B_GPIODAT.IO5DAT bit.			
		0	No	o Action	
		1	Set	t Bit	

Table 7-52: A2B\_GPIODATSET Register Fields (Continued)

Bit No. (Access)	Bit Name		Description/Enumeration
4	IO4DSET	IO4 Data Set.	
(R/W1S)		The A2B_GPIODATSET.I A2B_GPIODAT.IO4DAT b	O4DSET bit executes a write-1-to-set action for the bit.
		0	No Action
		1	Set Bit
3	IO3DSET	IO3 Data Set.	
(R/W1S)		The A2B_GPIODATSET.I A2B_GPIODAT.IO3DAT b	O3DSET bit executes a write-1-to-set action for the bit.
		0	No Action
		1	Set Bit
2	IO2DSET	IO2 Data Set.	
(R/W1S)		The A2B_GPIODATSET.I A2B_GPIODAT.IO2DAT b	O2DSET bit executes a write-1-to-set action for the bit.
		0	No Action
		1	Set Bit
1	IO1DSET	IO1 Data Set.	
(R/W1S)		The A2B_GPIODATSET.I A2B_GPIODAT.IO1DAT b	O1DSET bit executes a write-1-to-set action for the bit.
		0	No Action
		1	Set Bit
0	IO0DSET	IOO Data Set.  The A2B_GPIODATSET.IOODSET bit executes a write-1-to-set action for the A2B_GPIODAT.IOODAT bit.	
(R/W1S)			
		0	No Action
		1	Set Bit

#### **GPIO Output Data Clear Register**

The A2B\_GPIODATCLR register allows clearing of individual GPIO output register bits to 0 (write 1 to clear) without influencing the states of the other GPIO output register bits. Reads from this address return the value in the GPIO output data (A2B\_GPIODAT) register.

Address: 0x4C




Figure 7-52: A2B\_GPIODATCLR Register Diagram

Table 7-53: A2B\_GPIODATCLR Register Fields

Bit No. (Access)	Bit Name	Description/Enumeration		
7	IO7DCLR	IO7 Data Clear.		
(R/W1C)		The A2B_GPIODATCLR.IO7DCLR bit executes a write-1-to-clear action for the A2B_GPIODAT.IO7DAT bit.		
		0	No Action	
		1	Clear Bit	
6	IO6DCLR	IO6 Data Clear.		
(R/W1C)		The A2B_GPIODATCLR.IO6DCLR bit executes a write-1-to-clear action for th A2B_GPIODAT.IO6DAT bit.		
		0	No Action	
		1	Clear Bit	
5	IO5DCLR	IO5 Data Clear.		
(R/W1C)		The A2B_GPIODATCLR.IO5DCLR bit executes a write-1-to-clear action for the A2B_GPIODAT.IO5DAT bit.		
		0	No Action	
		1	Clear Bit	

7-75

Table 7-53: A2B\_GPIODATCLR Register Fields (Continued)

Bit No. (Access)	Bit Name		Description/Enumeration
4	IO4DCLR	IO4 Data Clear.	
(R/W1C)		The A2B_GPIODATCLR.I A2B_GPIODAT.IO4DAT b	O4DCLR bit executes a write-1-to-clear action for the bit.
		0	No Action
		1	Clear Bit
3	IO3DCLR	IO3 Data Clear.	
(R/W1C)		The A2B_GPIODATCLR.I A2B_GPIODAT.IO3DAT	O3DCLR bit executes a write-1-to-clear action for the oit.
		0	No Action
		1	Clear Bit
2	IO2DCLR	IO2 Data Clear.  The A2B_GPIODATCLR.IO2DCLR bit executes a write-1-to-clear action for the A2B_GPIODAT.IO2DAT bit.	
(R/W1C)			
		0	No Action
		1	Clear Bit
1	IO1DCLR	IO1 Data Clear.	
(R/W1C)		The A2B_GPIODATCLR.I A2B_GPIODAT.IO1DAT	O1DCLR bit executes a write-1-to-clear action for the bit.
		0	No Action
		1	Clear Bit
0	IO0DCLR	IOO Data Clear.  The A2B_GPIODATCLR.IOODCLR bit executes a write-1-to-clear action for the A2B_GPIODAT.IOODAT bit. Only slave nodes can output data on this pin.	
(R/W1C)			
		0	No Action
		1	Clear Bit

### **GPIO Output Enable Register**

The A2B GPIOOEN register controls the output enables of the general-purpose I/O pins.




Figure 7-53: A2B\_GPIOOEN Register Diagram

Table 7-54: A2B\_GPIOOEN Register Fields

Bit No. (Access)	Bit Name		Description/Enumeration
7	IO7OEN	IO7 Output Enable.	
(R/W)		The A2B_GPIOOEN.IO7OEN bit configures the IO7 pin as an output when the pin is in GPIO mode.	
		0	Disable
		1	Enable
6	IO6OEN	IO6 Output Enable.	
(R/W)		The A2B_GPIOOEN.IO60EN bit configures the DRX1/IO6 pin as an output when the pin is in GPIO mode.	
		0	Disable
		1	Enable
5	IO5OEN	IO5 Output Enable.	
(R/W)		The A2B_GPIOOEN. IO50EN bit configures the DRX0/IO5 pin as an output when the pin is in GPIO mode.	
		0	Disable
		1	Enable

Table 7-54: A2B\_GPIOOEN Register Fields (Continued)

Bit No. (Access)	Bit Name		Description/Enumeration
4	IO4OEN	IO4 Output Enable.	
(R/W)		The A2B_GPIOOEN . IO40EN bit configures the DTX1/IO4 pin as an output when the pin is in GPIO mode.	
		0	Disable
		1	Enable
3	IO3OEN	IO3 Output Enable.	
(R/W)		The A2B_GPIOOEN.IO3C the pin is in GPIO mode.	DEN bit configures the DTX0/IO3 pin as an output when
		0	Disable
		1	Enable
2	IO2OEN	IO2 Output Enable.	
(R/W)		The A2B_GPIOOEN.IO2OEN bit configures the ADR2/IO2 pin as an output when the pin is in GPIO mode.	
		0	Disable
		1	Enable
1	IO10EN	IO1 Output Enable.	
(R/W)		The A2B_GPIOOEN.IO1OEN bit configures the ADR1/IO1 pin as an output when the pin is in GPIO mode.	
		0	Disable
		1	Enable
0	IO0OEN	IO0 Output Enable.	
(R/W)		The A2B_GPIOOEN.IOOOEN bit configures the IRQ/IOO pin as an output when the pin is in GPIO mode. The A2B_GPIOOEN.IOOOEN bit has no effect in a master node. Only slave nodes can output data on this pin.	
		0	Disable
		1	Enable

### **GPIO Input Enable Register**

The A2B\_GPIOIEN register controls the input enables of the general purpose I/O pins.




Figure 7-54: A2B\_GPIOIEN Register Diagram

Table 7-55: A2B\_GPIOIEN Register Fields

Bit No.	Bit Name		Description/Enumeration
(Access)			
7	IO7IEN	IO7 Input Enable.	
(R/W)		The A2B_GPIOIEN.IO7I	IEN bit is the input enable for the IO7 pin.
		0	Disable
		1	Enable
6	IO6IEN	IO6 Input Enable.	
(R/W)		The A2B_GPIOIEN.IO6IEN bit is the input enable for the DRX1/IO6 pin.	
		0	Disable
		1	Enable
5	IO5IEN	IO5 Input Enable.	
(R/W)		The A2B_GPIOIEN.IO5IEN bit is the input enable for the DRX0/IO5 pin.	
		0	Disable
		1	Enable
4	IO4IEN	IO4 Input Enable.	
(R/W)		The A2B_GPIOIEN.IO4IEN bit is the input enable for the DTX1/IO4 pin.	
		0	Disable
		1	Enable

Table 7-55: A2B\_GPIOIEN Register Fields (Continued)

Bit No.	Bit Name		Description/Enumeration
(Access)			
3	IO3IEN	IO3 Input Enable.	
(R/W)		The A2B_GPIOIEN.IO3I	EN bit is the input enable for the DTX0/IO3 pin.
		0	Disable
		1	Enable
2	IO2IEN	IO2 Input Enable.	
(R/W)		The A2B_GPIOIEN.IO2I	EN bit is the input enable for the ADR2/IO2 pin.
		0	Disable
		1	Enable
1	IO1IEN	IO1 Input Enable.	
(R/W)		The A2B_GPIOIEN.IO1IEN bit is the input enable for the ADR1/IO1 pin.	
		0	Disable
		1	Enable
0	IO0IEN	IO0 Input Enable.	
(R/W)		The A2B_GPIOIEN. IO0IEN bit is the input enable for the IRQ/IO0 pin. This bit has no effect in a master node.	
		0	Disable
		1	Enable

# **GPIO Input Value Register**

The A2B GPIOIN register returns the value of enabled general-purpose I/O input pins.




Figure 7-55: A2B\_GPIOIN Register Diagram

Table 7-56: A2B\_GPIOIN Register Fields

Bit No. (Access)	Bit Name	Description/Enumeration
7	IO7IN	IO7 Input Value.
(R/NW)		The A2B_GPIOIN.IO7IN bit contains the value of the IO7 pin when in input GPIO mode (A2B_GPIOIEN.IO7IEN=1). Otherwise, the bit is low.
6	IO6IN	IO6 Input Value.
(R/NW)		The A2B_GPIOIN.IO6IN bit contains the value of the DRX1/IO6 pin when in input GPIO mode (A2B_GPIOIEN.IO6IEN=1). Otherwise, the bit is low.
5	IO5IN	IO5 Input Value.
(R/NW)		The A2B_GPIOIN.IO5IN bit contains the value of the DRX0/IO5 pin when in input GPIO mode (A2B_GPIOIEN.IO5IEN=1). Otherwise, the bit is low.
4	IO4IN	IO4 Input Value.
(R/NW)		The A2B_GPIOIN.IO4IN bit contains the value of the DTX1/IO4 pin when in input GPIO mode (A2B_GPIOIEN.IO4IEN=1). Otherwise, the bit is low.
3	IO3IN	IO3 Input Value.
(R/NW)		The A2B_GPIOIN.IO3IN bit contains the value of the DTX0/IO3 pin when in input GPIO mode (A2B_GPIOIEN.IO3IEN=1). Otherwise, the bit is low.
2	IO2IN	IO2 Input Value.
(R/NW)		The A2B_GPIOIN. IO2IN bit contains the value of the ADR2/IO2 pin when in input GPIO mode (A2B_GPIOIEN. IO2IEN=1). Otherwise, the bit is low.

Table 7-56: A2B\_GPIOIN Register Fields (Continued)

Bit No.	Bit Name	Description/Enumeration	
(Access)			
1	IO1IN	IO1 Input Value.	
(R/NW)		The A2B_GPIOIN.IO1IN bit contains the value of the ADR1/IO1 pin when the A2B_GPIOIEN.IO1IEN bit is high. Otherwise the bit is low.	
0	IO0IN	IO0 Input Value.	
(R/NW)		The A2B_GPIOIN.IO0IN bit contains the value of the IRQ/IO0 pin when in input GPIO mode (A2B_GPIOIEN.IO0IEN=1). Otherwise, the bit is low. This bit is only relevant in slave nodes and always reads 0 in a master node.	

### Pin Interrupt Enable Register

The A2B PINTEN register enables input-enabled GPIO pins to generate an interrupt.




Figure 7-56: A2B\_PINTEN Register Diagram

Table 7-57: A2B\_PINTEN Register Fields

Bit No.	Bit Name		Description/Enumeration
(Access)			
7	IO7IE	IO7 Interrupt Request Enabl	e.
(R/W)		The A2B_PINTEN.IO7IE bit enables the IO7 input to generate an interrupt request when a rising edge is sensed.	
		0	Disabled
		1	Enabled
6	IO6IE	DRX1/IO6 Interrupt Request Enable.	
(R/W)		The A2B_PINTEN.IO6IE bit enables the DRX1/IO6 input to generate an interrupt request when a rising edge is sensed.  0 Disabled	
		1	Enabled
5	IO5IE	DRX0/IO5 Interrupt Request Enable.	
(R/W)		The A2B_PINTEN.IO5IE bit enables the DRX0/IO5 input to generate an interrupt request when a rising edge is sensed.	
		0	Disabled
		1	Enabled

Table 7-57: A2B\_PINTEN Register Fields (Continued)

Bit No.	Bit Name	Description/Enumeration	
(Access)			
4	IO4IE	DTX1/IO4 Interrupt Request Enable.	
(R/W)		The A2B_PINTEN.IO4IE bit enables the DTX1/IO4 input to generate an inter-	
		rupt request when a rising edge is sensed.	
		0 Disabled	
		1 Enabled	
3	IO3IE	DTX0/IO3 Interrupt Request Enable.	
(R/W)		The A2B_PINTEN.IO3IE bit enables the DTX0/IO3 input to generate an interrupt request when a rising edge is sensed.	
		0 Disabled	
		1 Enabled	
2	IO2IE	ADR2/IO2 Interrupt Request Enable.	
(R/W)		The A2B_PINTEN.IO2IE bit enables the ADR2/IO2 input to generate an interrupt request when a rising edge is sensed.	
		0 Disabled	
		1 Enabled	
1	IO1IE	ADR1/IO1 Interrupt Request Enable.	
(R/W)		The A2B_PINTEN.IO1IE bit enables bit enables the IO1 input to generate an in-	
		terrupt request when a rising edge is sensed.	
		0 Disabled	
		1 Enabled	
0	IO0IE	IRQ/IO0 Interrupt Request Enable.	
(R/W)		The A2B_PINTEN.IO0IE bit enables the IO0 input to generate an interrupt re-	
		quest when a rising edge is sensed. This bit has no effect in a master node.	
		0 Disabled	
		1 Enabled	

### Pin Interrupt Invert Register

The A2B PINTINV register is used to invert pin inputs in the path to interrupt generation.




Figure 7-57: A2B\_PINTINV Register Diagram

Table 7-58: A2B\_PINTINV Register Fields

Bit No.	Bit Name	Description/Enumeration	
(Access)			
7	IO7INV	Invert IO7 Enable.	
(R/W)		Setting the A2B_PINTINV.IO7INV bit inverts the polarity of the IO7 pin interrupt request input such that a falling edge sensed on the pin generates the interrupt rather than the rising edge (default).	
		0	Disabled
		1	Enabled
6	IO6INV	Invert IO6 Enable.	
(R/W)		Setting the A2B_PINTINV.IO6INV bit inverts the polarity of the DRX1/IO6 pin interrupt request input such that a falling edge sensed on the pin generates the interrupt rather than the rising edge (default).	
		0	Disabled
		1	Enabled
5	IO5INV	Invert IO5 Enable.	
(R/W)		Setting the A2B_PINTINV.IO5INV bit inverts the polarity of the DRX0/IO5 pin interrupt request input such that a falling edge sensed on the pin generates the interrupt rather than the rising edge (default).	
		0	Disabled
		1	Enabled

Table 7-58: A2B\_PINTINV Register Fields (Continued)

Bit No. (Access)	Bit Name		Description/Enumeration
4	IO4INV	Invert IO4 Enable.	
(R/W)		_	. IO4INV bit inverts the polarity of the DTX1/IO4 pin that a falling edge sensed on the pin generates the interge (default).
		0	Disabled
		1	Enabled
3	IO3INV	Invert IO3 Enable.	,
(R/W)		_	. IO3INV bit inverts the polarity of the DTX0/IO3 pin that a falling edge sensed on the pin generates the interge (default).
		0	Disabled
		1	Enabled
2	IO2INV	Invert IO2 Enable.	
(R/W)			. IO2INV bit inverts the polarity of the ADR2/IO2 pin that a falling edge sensed on the pin generates the interge (default).
		0	Disabled
		1	Enabled
1	IO1INV	Invert IO1 Enable.	
(R/W)			. IO1 INV bit inverts the polarity of the ADR1/IO1 pin that a falling edge sensed on the pin generates the interge (default).
		0	Disabled
		1	Enabled
0	IO0INV	Invert IO0 Enable.  Setting the A2B_PINTINV.IO0INV bit inverts the polarity of the IRQ/IO0 pin interrupt request input such that a falling edge sensed on the pin generates the interrupt rather than the rising edge (default). This bit has no effect in a master node.	
(R/W)			
		0	Disabled
		1	Enabled
	L		1

# **Pin Configuration Register**

The A2B PINCFG register configures various digital pin characteristics.




Figure 7-58: A2B\_PINCFG Register Diagram

Table 7-59: A2B\_PINCFG Register Fields

Bit No. (Access)	Bit Name	Description/Enumeration		
5	IRQTS	Three-State IRQ Enable.	Three-State IRQ Enable.	
(R/W)		tively driven. Setting the A2E	When the A2B_PINCFG.IRQTS bit is cleared (default), the IRQ pin is always actively driven. Setting the A2B_PINCFG.IRQTS bit causes the transceiver to drive the IRQ pin when the interrupt is active and to three-state the IRQ pin when inactive.	
		0	Disabled	
		1	Enabled	
4	IRQINV	Invert IRQ Enable.		
(R/W)		When the A2B_PINCFG.IRQINV bit is cleared (default), the IRQ pin is active high. Setting the A2B_PINCFG.IRQINV bit makes the IRQ pin active low.		
		0	Disabled	
		1	Enabled	
0	DRVSTR	Digital Pin Drive Strength.	Digital Pin Drive Strength.	
(R/W)		The A2B_PINCFG. DRVSTR bit controls the drive strength of non-I <sup>2</sup> C digital oput pins.		
		The A2B_SCL and A2B_SI	DA pins always have a high drive strength.	
		0	Low Drive Strength	
		1	High Drive Strength	

### **12S Test Register**

The A2B I2STEST register enables a test mode to verify and debug the I2S/TDM interface.




Figure 7-59: A2B\_I2STEST Register Diagram

Table 7-60: A2B\_I2STEST Register Fields

Bit No.	Bit Name	Description/Enumeration	
(Access)			
4	BUSLOOPBK	Bus Loopback Enable.	
(R/W)		The A2B_I2STEST.BUSLOOPBK bit enables data loop back from the A2B_DTX0 pin to the A2B_DRX0 pin and from the A2B_DTX1 pin to the A2B_DRX1 pin. The A2B_I2STEST.LOOPBK2TX, A2B_I2STEST.RX2LOOPBK, and A2B_I2STEST.SELRX1 are ignored when this bit is set.	
		0	Disabled
		1	Enabled
3	SELRX1	RX1 Block to Loopback Buffer Enable.	
(R/W)		When the A2B_I2STEST.SELRX1 bit is cleared (default), the RX0 block is used for the loopback test when the A2B_I2STEST.RX2LOOPBK bit is set.When the A2B_I2STEST.SELRX1 bit is set, data from the DRX1 block is used instead.	
		0 Disabled	
		1	Enabled
2	RX2LOOPBK	RX Block to Loopback Buffer Enable.	
(R/W)		When the A2B_I2STEST.RX2LOOPBK bit is set, the receive bit pattern on either the A2B_DRX0 or A2B_DRX1 pins (as controlled by the A2B_I2STEST.SELRX1 bit) is stored in the TX frame buffer. The A2B_I2SCFG.RX0EN, A2B_I2SCFG.RX1EN, and A2B_I2SCFG.RX2PINTL bits are ignored when this bit is set.	
		0	Disabled
		1	Enabled

Table 7-60: A2B\_I2STEST Register Fields (Continued)

Bit No.	Bit Name		Description/Enumeration
(Access)			
1	LOOPBK2TX	Loopback Data to TX Blocks Enable.	
(R/W)		When the A2B_I2STEST.LOOPBK2TX bit is set, data received on the A2B_DRX0 or A2B_DRX1 pin (as controlled by the A2B_I2STEST.SELRX1 bit) is sent out on the A2B_DTX0 and A2B_DTX1 pins. If the A2B_I2STEST.RX2LOOPBK bit is not set when the A2B_I2STEST.LOOPBK2TX bit is set, the default bit pattern is sent in all channels. If the A2B_I2STEST.RX2LOOPBK bit is cleared while the A2B_I2STEST.LOOPBK2TX bit is set, the last received frame is repeated. The A2B_I2SCFG.TX0EN, A2B_I2SCFG.TX1EN, and A2B_I2SCFG.TX2PINTL bits are ignored when this bit is set.	
		0	Disabled
		1	Enabled
0	PATTRN2TX	Default Bit Pattern to Serial TX Blocks Enable.	
(R/W)		When the A2B_I2STEST.PATTRN2TX bit is set, a default bit pattern (up to 32 bits) is sent in all channels on the A2B_DTX0 and A2B_DTX1 pins. The A2B_I2SCFG.TX0EN, A2B_I2SCFG.TX1EN, and A2B_I2SCFG.TX2PINTL bits are ignored when this bit is set. This bit is ignored when the A2B_I2STEST.LOOPBK2TX bit is set.	
		0	Disabled
		1	Enabled

### Raise Interrupt Register

The A2B\_RAISE register allows the host to generate an interrupt in any node in the system through software. This register must be written over the  $A^2B$  bus, as writes to this register from the local  $I^2C$  port have no effect.




Figure 7-60: A2B\_RAISE Register Diagram

Table 7-61: A2B\_RAISE Register Fields

Bit No. (Access)	Bit Name		Description/Enumeration
7:0	RTYPE	Interrupt Type to Raise.	
(R0/W)		The A2B_RAISE.RTYPE by valid interrupt type may be go	bit field is written with the type of interrupt to raise. Ar enerated in any node in the system. If the RTYPE field upt type for the node being written, no action will be to
		0	HDCNTERR
		1	DDERR
		2	CRCERR
		3	DPERR
		4	BECOVF
		5	SRFERR
		6	SRFCRCERR
		9	PWRERR - Positive Terminal Shorted to Ground
		10	PWRERR - Negative Terminal Shorted to VBat
		11	PWRERR - Short of Wires
		12	PWRERR - Cable Disconnected or Open Circuit or Wrong Port
		13	PWRERR - Cable is Reverse Connected or Wrong Po
		15	PWRERR - Indeterminate Fault
		16	IO0PND - Slave Only
		17	IO1PND
		18	IO2PND

Table 7-61: A2B\_RAISE Register Fields (Continued)

Bit No.	Bit Name		Description/Enumeration
(Access)			
		19	IO3PND
		20	IO4PND
		21	IO5PND
		22	IO6PND
		23	IO7PND
		24	DSCDONE - Master Only
		25	I2CERR - Master Only
		26	ICRCERR - Master Only
		41	PWRERR - Non-Localized Short to Ground
		42	PWRERR - Non-Localized Short to VBat
		253	Slave INTTYPE Read Error - Master Only
		254	Standby Done - Master Only
		255	MSTR_RUNNING - Master Only

#### **Generate Bus Error**

The A2B\_GENERR register allows the host to generate bus errors from any node in the system through software. This register must be written over the  $A^2B$  bus, as writes to this register from the local  $I^2C$  port have no effect.




Figure 7-61: A2B\_GENERR Register Diagram

Table 7-62: A2B\_GENERR Register Fields

Bit No.	Bit Name		Description/Enumeration
(Access)			
4	GENICRCERR	Generate Interrupt Frame CF	RC Error.
(R0/W)		A write of 1 to the A2B_GENERR . GENICRCERR bit instructs a slave node to generate an interrupt frame CRC error on the $A^2B$ bus. A write of 1 to this bit in a master node has no effect.	
		0	No Action
		1	Generate Error
3	GENDPERR	Generate Data Parity Error.	
(R0/W)		A write of 1 to the A2B_GENERR . GENDPERR bit instructs the node to generate a data parity error on the $A^2B$ bus.	
		0	No Action
		1	Generate Error
2	GENCRCERR	Generate CRC Error.	
(R0/W)		A write of 1 to the A2B_GEN CRC error on the A <sup>2</sup> B bus.	NERR. GENCRCERR bit instructs the node to generate a
		0	No Action
		1	Generate Error

Table 7-62: A2B\_GENERR Register Fields (Continued)

Bit No.	Bit Name	Description/Enumeration	
(Access)			
1	GENDDERR	Generate Data Decoding Error.	
(R0/W)		_	JERR.GENDDERR bit instructs the node to generate a
		Data Decode Error on the A <sup>2</sup>	B bus.
		0	No Action
		1	Generate Error
0	GENHCERR	Generate Header Count Error.	
(R0/W)		A write of 1 to the A2B_GENERR. GENHCERR bit instructs the node to generate a	
		header count error on the A <sup>2</sup> B bus.	
		0	No Action
		1	Generate Error

#### 12S Reduced Rate Register (Master Only, Auto-Broadcast)

The A2B\_I2SRRATE register provides a means of reducing the A<sup>2</sup>B bus data rate by delivering data on a subset of superframes rather than on each superframe, thereby reducing the overall bus power.

When the A2B\_I2SRRATE register is written in the master node, the new setting is automatically broadcast over the A<sup>2</sup>B bus to all discovered slave nodes. Local host writes to this register in a slave node have no effect.




Figure 7-62: A2B\_I2SRRATE Register Diagram

Table 7-63: A2B\_I2SRRATE Register Fields

Bit No. (Access)	Bit Name		Description/Enumeration
7	RBUS	Reduced Data Rate Enable.	
(R/W)		When the A2B_I2SRRATE.RBUS bit is set, the bus is configured for redudata slots where downstream data and upstream data are only delivered once A2B_I2SRRATE.RRDIV superframes.	
		0	Disabled
		1	Enabled
5:0	RRDIV	Reduced Rate Divide Select.	
(R/W)		I <sup>2</sup> S/TDM data is active on th	IV bit field configures the superframe rate at which the e bus. For example, when A2B_I2SRRATE.RRDIV every 16th superframe rather than every superframe. Valuly those listed.
		1	Superframe frequency (SFF)
		2	SFF/2
		4	SFF/4
		8	SFF/8
		12	SFF/12
		16	SFF/16
		20	SFF/20
		24	SFF/24
		28	SFF/28

Table 7-63: A2B\_I2SRRATE Register Fields (Continued)

Bit No. (Access)	Bit Name		Description/Enumeration
		32	SFF/32

# **12S Reduced Rate Control Register**

The A2B I2SRRCTL register provides bits for controlling the I<sup>2</sup>S reduced rate strobe.




Figure 7-63: A2B\_I2SRRCTL Register Diagram

Table 7-64: A2B\_I2SRRCTL Register Fields

Bit No. (Access)	Bit Name	Description/Enumeration	
5	STRBDIR	Strobe Direction.	
(R/W)			figured as an input, it influences the timing of frames on duced rate, the strobe must be high once every N frames.
		0	Input
		1	Output
4	ENSTRB	Strobe Enable.	
(R/W)		When the A2B_I2SRRCTL.ENSTRB bit is set, the IO7 pin is used as a strobe, indicating the audio frame where the reduced-rate data is updated.	
1	ENXBIT	Valid Bit in Extra Bit Enable.	
(R/W)		The A2B_I2SRRCTL.ENXBIT bit is only meaningful in a full-rate slave that is receiving reduced rate data from the bus. It does not affect data going over the bus. When the A2B_I2SRRCTL.ENXBIT bit is set, the bit after the LSB in each I <sup>2</sup> S/TDM channel is high for the superframe with new data and low for the other superframes.	
0	ENVLSB	Valid Bit in LSB Enable.	
(R/W)		If the A2B_I2SRRCTL.ENVLSB bit is set in a reduced-rate slave, the LSB of the data field is high for a new piece of data and low for a repeated piece of data. The A2B_I2SRRCTL.ENVLSB bit is applicable in the slave node only. If the reduced-rate slave node sets A2B_I2SRRCTL.ENVLSB and the receiving master's A2B_I2SRRCTL.ENXBIT bit is set, the output of the TDM data channel is xxxx11 for the first sampled word and xxxx00 for any repeated samples. Additionally, if the A2B_I2SRATE.SHARE bit is set in the reduced-rate slave, the LSB (additional bit) is high for the first data sample and low for the other samples.	

# 12S Reduced Rate SYNC Offset Register (Slave Only)

The A2B I2SRRSOFFS register controls the SYNC offset for slave nodes.




Figure 7-64: A2B\_I2SRRSOFFS Register Diagram

Table 7-65: A2B\_I2SRRSOFFS Register Fields

Bit No.	Bit Name		Description/Enumeration
(Access)			
1:0	RRSOFFSET	Reduced Rate SYNC Offset S	Select.
(R/W)		node, using a reduced I <sup>2</sup> S/TI	SRRSOFFS.RRSOFFSET bit field instructs a slave OM rate, to offset the SYNC edge to the left by N superte slave's A2B_I2SRATE.SHARE bit is set, this field O or 1.
		0	No Offset
		1	1 Superframe Earlier
		2	2 Superframes Earlier
		3	3 Superframes Earlier

# **CLKOUT1 Configuration Register**

The A2B CLK1CFG register enables an output clock on the A2B ADR1/A2B IO1 pin and sets its frequency.




Figure 7-65: A2B\_CLK1CFG Register Diagram

Table 7-66: A2B\_CLK1CFG Register Fields

Bit No.	Bit Name	I	Description/Enumeration
(Access)			
7	CLK1EN	CLKOUT1 Enable.	
(R/W)		When the A2B_CLK1CFG.CLK1EN bit is set, the ADR1/IO1 pin is configured as clock output, and GPIO functionality for the ADR1/IO1 pin is disabled.	
		0 1	Disabled
		1 1	Enabled
6	CLK1INV	CLKOUT1 Invert Enable.	
(R/W)		When the A2B_CLK1CFG.C pin is inverted (moved 180 deg	LK1INV bit is set, the clock output to the ADR1/IO1 grees out of phase).
		0 1	Disabled
		1 ]	Enabled
5	CLK1PDIV	CLKOUT1 Pre-Divide Value S	Select.
(R/W)		The A2B_CLK1CFG. CLK1PDIV bit selects a pre-divide of either 2 or 32 from the PLL clock. At a 48 kHz sample frequency, the PLL clock has a frequency of 98.304 MHz. The PLL clock is 2048 times the sample frequency.	
		0 1	Pre-divide is 2
		1 1	Pre-divide is 32
3:0	CLK1DIV	CLKOUT1 Divide Value Selec	ct.
(R/W)		_	DIV bit field selects a divisor between 2 and 32 that is k before going to the pin. The divide ratio is 2 *

# **CLKOUT2 Configuration Register**

The A2B CLK2CFG register enables an output clock on the A2B ADR2/A2B IO2 pin and sets its frequency.




Figure 7-66: A2B\_CLK2CFG Register Diagram

Table 7-67: A2B\_CLK2CFG Register Fields

Bit No.	Bit Name		Description/Enumeration
(Access)			
7	CLK2EN	CLKOUT2 Enable.	
(R/W)		_	CLK2EN bit is set, the ADR2/IO2 pin is configured as a tionality for the ADR2/IO2 pin is disabled.
		0	Disabled
		1	Enabled
6	CLK2INV	CLKOUT2 Invert Enable.	
(R/W)		When the A2B_CLK2CFG.CLK2INV bit is set, the clock output to the pin is inverted (moved 180 degrees out of phase).	
		0	Disabled
		1	Enabled
5	CLK2PDIV	CLKOUT2 Pre-Divide Value	Select.
(R/W)		The A2B_CLK2CFG.CLK2 PLL clock.	PDIV bit selects a pre-divide of either 2 or 32 from the
		0	Pre-Divide is 2
		1	Pre-Divide is 32
3:0	CLK2DIV	CLKOUT2 Divide Value Select.	
(R/W)		_	DIV bit field selects a divisor between 2 and 32 that is ck before going to the pin. The divide ratio is 2 *

### **Bus Monitor Mode Configuration Register**

The A2B BMMCFG register configures settings for bus monitor mode.




Figure 7-67: A2B\_BMMCFG Register Diagram

Table 7-68: A2B\_BMMCFG Register Fields

Monitor Mode.    Disabled   Enabled	Name	No.	Description/Enumeration	
The A2B_BMMCFG.BMMNDSC bit is used to enable No Discovery Mode Monitor Mode.    O Disabled		ccess)		
Monitor Mode.    Disabled     Enabled		2	BMM No Discovery Mode Enable.	
1 BMMRXEN BMM LVDS XCVR RX Enable.  (R/W) The A2B_BMMCFG.BMMRXEN bit is used to enable LVDS RX in Bus Mode.  0 Disabled 1 Enabled	W)		The A2B_BMMCFG.BMMNDSC bit is used to enable No Discovery Mode in Bus Monitor Mode.	
BMM LVDS XCVR RX Enable.  The A2B_BMMCFG.BMMRXEN bit is used to enable LVDS RX in Bus Mode.  0 Disabled 1 Enabled			0 Disabled	
The A2B_BMMCFG.BMMRXEN bit is used to enable LVDS RX in Bus Mode.  0 Disabled 1 Enabled			1 Enabled	
Mode.  0 Disabled 1 Enabled	[	1	BMM LVDS XCVR RX Enable.	
1 Enabled			The A2B_BMMCFG.BMMRXEN bit is used to enable LVDS RX in Bus Monitor Mode.	
			0 Disabled	
			1 Enabled	
0 BMMEN Bus Monitor Mode Enable.	0 BMMEN Bus Monitor Mode Enable. The A2B_BMMCFG.BMMEN bit is used to enable Bus Monitor Mode.		Bus Monitor Mode Enable.	
(R/W) The A2B_BMMCFG.BMMEN bit is used to enable Bus Monitor Mode.			The A2B_BMMCFG.BMMEN bit is used to enable Bus Monitor Mode.	
0 Disabled			0 Disabled	
1 Enabled			1 Enabled	

# Sustain Configuration Register (Slave Only)

The A2B SUSCFG register is used to configure sustain functionality in a slave node.




Figure 7-68: A2B\_SUSCFG Register Diagram

Table 7-69: A2B\_SUSCFG Register Fields

Bit No.	Bit Name		Description/Enumeration
(Access)			
5	SUSDIS	Sustain Disable.	
(R/W)		0	Enable sustain mode
		1	Disable sustain mode
4	SUSOE	Sustain GPIO Output Enable	e.
(R/W)		0	Disable sustain mode output
		1	Enable sustain mode output
2:0	SUSSEL	Sustain GPIO Output Select.	
(R/W)		0	Sustain output on IO0
		1	Sustain output on IO1
		2	Sustain output on IO2
		3	Sustain output on IO3
		4	Sustain output on IO4
		5	Sustain output on IO5
		6	Sustain output on IO6
		7	Sustain output on IO7

# **PDM Control 2 Register**

The A2B\_PDMCTL2 register provides a means of routing and handling PDM clock and data signals differently to accommodate various PDM configurations.




Figure 7-69: A2B\_PDMCTL2 Register Diagram

Table 7-70: A2B\_PDMCTL2 Register Fields

Bit No.	Bit Name	Description/Enumeration
(Access)		
5	PDMINVCLK	Inverted Alternate PDM Clock Enable.
(R/W)		When the A2B_PDMCTL2.PDMINVCLK bit is set in a slave, and the A2B_PDMCTL2.PDMALTCLK bit is set, an inverted version of the PDMCLK on the IO7 pin is driven on the BCLK pin. I <sup>2</sup> S/TDM is still supported in this mode, but the
		BCLK frequency is constrained to 64x the SYNC frequency.
4	PDMALTCLK	PDM Alternate Clock Enable.
(R/W)		When the A2B_PDMCTL2.PDMALTCLK bit is set and at least one PDM input pin is enabled, the IO7 pin is used as the PDMCLK clock output pin. For a slave node, this allows the BCLK frequency to be set from the I <sup>2</sup> S/TDM configuration even when PDM functions are enabled. For a master node, this allows the PDM clock to be a different frequency than the input BCLK. The frequency of the PDM clock on IO7 is 64x the SYNC frequency. If both PDM input pins are disabled (A2B_PDMCTL.PDM0EN = A2B_PDMCTL.PDM1EN = 0), the A2B_PDMCTL2.PDMALTCLK bit is ignored.
3	PDM1FFRST	PDM1 Falling Edge First Enable.
(R/W)		When the A2B_PDMCTL2.PDM1FFRST bit is cleared (default), PDM1 data on the DRX1 pin is sampled rising edge first. When the A2B_PDMCTL2.PDM1FFRST bit is set, the DRX1 pin is sampled falling edge first.
2	PDM0FFRST	PDM0 Falling Edge First Enable.
(R/W)		When the A2B_PDMCTL2.PDM0FFRST bit is cleared (default), PDM0 data on the DRX0 pin is sampled rising edge first. When the A2B_PDMCTL2.PDM0FFRST bit is set, the DRX0 pin is sampled falling edge first.

Table 7-70: A2B\_PDMCTL2 Register Fields (Continued)

Bit No.	Bit Name		Description/Enumeration
(Access)			
1:0	PDMDEST	PDM Destination.	
(R/W)		fault, PDM data received by modulation. The demodulate	DEST bit field selects how PDM data is routed. By dethe DRX0 and DRX1 pins goes to the A <sup>2</sup> B bus after ded data can instead or also be routed over the I <sup>2</sup> S/TDM one or more of the DTXn pins.
		0 (Default) A <sup>2</sup> B bus only	
		1	DTXn pin(s) only
		2	A <sup>2</sup> B bus and DTXn pin(s)
		3	Reserved

#### Upstream Data RX Mask 0 Register (Slave Only)

The A2B\_UPMASK0 register identifies which upstream data slots (from 0 to 7) are received from the A2B bus.

These data slots may be transmitted via I<sup>2</sup>S/TDM and follow any downstream slots which were received by the slave node during the downstream portion of the superframe (defined by the A2B\_LDNSLOTS register). Changes to this register only take effect after setting the A2B\_CONTROL.NEWSTRCT bit of the master node.




Figure 7-70: A2B\_UPMASK0 Register Diagram

Table 7-71: A2B\_UPMASK0 Register Fields

Bit No.	Bit Name	Description/Enumeration	
(Access)			
7	RXUPSLOT07	Receive Upstream Data Slot 7.	
(R/W)		The A2B_UPMASK0.RXUPSLOT07 bit defines whether or not upstream data slot 7 is received by the local slave node.	
		0 Upstream Data Slot 7 RX Disabled	
		1 Upstream Data Slot 7 RX Enabled	
6	RXUPSLOT06	Receive Upstream Data Slot 6.	
(R/W)		The A2B_UPMASK0.RXUPSLOT06 bit defines whether or not upstream data slot 6 is received by the local slave node.	
		0 Upstream Data Slot 6 RX Disabled	
		1 Upstream Data Slot 6 RX Enabled	
5	RXUPSLOT05	Receive Upstream Data Slot 5.	
(R/W)		The A2B_UPMASK0.RXUPSLOT05 bit defines whether or not upstream data slot 5 is received by the local slave node.	
		0 Upstream Data Slot 5 RX Disabled	
		1 Upstream Data Slot 5 RX Enabled	

Table 7-71: A2B\_UPMASK0 Register Fields (Continued)

Bit No. (Access)	Bit Name		Description/Enumeration
4	RXUPSLOT04 Receive Upstream Data Slot 4.		4.
(R/W)		The A2B_UPMASK0.RXUP is received by the local slave n	SLOT04 bit defines whether or not upstream data slot 4 node.
		0	Upstream Data Slot 4 RX Disabled
		1	Upstream Data Slot 4 RX Enabled
3	RXUPSLOT03	Receive Upstream Data Slot 3	3.
(R/W)		The A2B_UPMASK0.RXUP is received by the local slave n	SLOT03 bit defines whether or not upstream data slot 3 node.
		0	Upstream Data Slot 3 RX Disabled
		1	Upstream Data Slot 3 RX Enabled
2	2 RXUPSLOT02 Receive Upstream Data Slot 2.		2.
(R/W)		The A2B_UPMASK0.RXUP is received by the local slave n	SLOT02 bit defines whether or not upstream data slot 2 node.
		0	Upstream Data Slot 2 RX Disabled
		1	Upstream Data Slot 2 RX Enabled
1	RXUPSLOT01	Receive Upstream Data Slot	
(R/W)		The A2B_UPMASK0.RXUP is received by the local slave n	SLOT01 bit defines whether or not upstream data slot 1 lode.
		0	Upstream Data Slot 1 RX Disabled
		1	Upstream Data Slot 1 RX Enabled
0	RXUPSLOT00	Receive Upstream Data Slot 0.	
(R/W)		The A2B_UPMASK0.RXUP is received by the local slave n	SLOT00 bit defines whether or not upstream data slot 0 tode.
		0	Upstream Data Slot 0 RX Disabled
		1	Upstream Data Slot 0 RX Enabled

#### Upstream Data RX Mask 1 Register (Slave Only)

The A2B\_UPMASK1 register identifies which upstream data slots (from 8 to 15) are received from the A<sup>2</sup>B bus. These data slots may be transmitted via I<sup>2</sup>S/TDM and follow any downstream slots which were received by the slave node during the downstream portion of the superframe (defined by the A2B\_LDNSLOTS register). Changes to this register only take effect after setting the A2B\_CONTROL.NEWSTRCT bit of the master node.




Figure 7-71: A2B\_UPMASK1 Register Diagram

Table 7-72: A2B\_UPMASK1 Register Fields

Bit No.	Bit Name	Description/Enumeration	
(Access)			
7	RXUPSLOT15	Receive Upstream Data Slot 15.	
(R/W)		The A2B_UPMASK1.RXUPSLOT15 bit defines whether or not upstream data slot 15 is received by the local slave node.	
		0 Upstream Data Slot 15 RX Disabled	
		1 Upstream Data Slot 15 RX Enabled	
6	RXUPSLOT14	Receive Upstream Data Slot 14.	
(R/W)		The A2B_UPMASK1.RXUPSLOT14 bit defines whether or not upstream data slot 14 is received by the local slave node.	
		0 Upstream Data Slot 14 RX Disabled	
		1 Upstream Data Slot 14 RX Enabled	
5	RXUPSLOT13	Receive Upstream Data Slot 13.	
(R/W)		The A2B_UPMASK1.RXUPSLOT13 bit defines whether or not upstream data slot 13 is received by the local slave node.	
		0 Upstream Data Slot 13 RX Disabled	
		1 Upstream Data Slot 13 RX Enabled	

Table 7-72: A2B\_UPMASK1 Register Fields (Continued)

Bit No. (Access)	Bit Name		Description/Enumeration
4	RXUPSLOT12	Receive Upstream Data Slot	12.
(R/W)		The A2B_UPMASK1.RXUE 12 is received by the local slav	PSLOT12 bit defines whether or not upstream data slot we node.
		0	Upstream Data Slot 12 RX Disabled
		1	Upstream Data Slot 12 RX Enabled
3	RXUPSLOT11	Receive Upstream Data Slot	11.
(R/W)		The A2B_UPMASK1.RXUE 11 is received by the local slav	PSLOT11 bit defines whether or not upstream data slot we node.
		0	Upstream Data Slot 11 RX Disabled
		1	Upstream Data Slot 11 RX Enabled
2	2 RXUPSLOT10 Receive Upstream Data Slot 10.		10.
(R/W)		The A2B_UPMASK1.RXUF 10 is received by the local slav	SLOT10 bit defines whether or not upstream data slot we node.
		0	Upstream Data Slot 10 RX Disabled
		1	Upstream Data Slot 10 RX Enabled
1	RXUPSLOT09	Receive Upstream Data Slot	).
(R/W)		The A2B_UPMASK1.RXUE is received by the local slave r	SLOT09 bit defines whether or not upstream data slot 9 node.
		0	Upstream Data Slot 9 RX Disabled
		1	Upstream Data Slot 9 RX Enabled
0	RXUPSLOT08	Receive Upstream Data Slot 8.	
(R/W)	The A2B_UPMASK1.RXUPSLOT08 bit defines whether or not upstream dat is received by the local slave node.		
		0	Upstream Data Slot 8 RX Disabled
		1	Upstream Data Slot 8 RX Enabled

#### Upstream Data RX Mask 2 Register (Slave Only)

The A2B\_UPMASK2 register identifies which upstream data slots (from 16 to 23) are received from the A<sup>2</sup>B bus. These data slots may be transmitted via I<sup>2</sup>S/TDM and follow any downstream slots which were received by the slave node during the downstream portion of the superframe (defined by the A2B\_LDNSLOTS register). Changes to this register only take effect after setting the A2B\_CONTROL.NEWSTRCT bit of the master node.




Figure 7-72: A2B\_UPMASK2 Register Diagram

Table 7-73: A2B\_UPMASK2 Register Fields

Bit No.	Bit Name	Description/Enumeration	
(Access)			
7	RXUPSLOT23	Receive Upstream Data Slot 23.	
(R/W)		The A2B_UPMASK2.RXUPSLOT23 bit defines whether or not upstream data slot 23 is received by the local slave node.	
		0 Upstream Data Slot 23 RX Disabled	
		1 Upstream Data Slot 23 RX Enabled	
6	RXUPSLOT22	Receive Upstream Data Slot 22.	
(R/W)		The A2B_UPMASK2.RXUPSLOT22 bit defines whether or not upstream data slot 22 is received by the local slave node.	
		0 Upstream Data Slot 22 RX Disabled	
		1 Upstream Data Slot 22 RX Enabled	
5	RXUPSLOT21	Receive Upstream Data Slot 21.	
(R/W)		The A2B_UPMASK2.RXUPSLOT21 bit defines whether or not upstream data slo 21 is received by the local slave node.	
		0 Upstream Data Slot 21 RX Disabled	
		1 Upstream Data Slot 21 RX Enabled	

Table 7-73: A2B\_UPMASK2 Register Fields (Continued)

Bit No.	Bit Name		Description/Enumeration
(Access)			
4	RXUPSLOT20	Receive Upstream Data Slot 20.	
(R/W)		The A2B_UPMASK2.RXUF 20 is received by the local slav	PSLOT20 bit defines whether or not upstream data slot we node.
		0	Upstream Data Slot 20 RX Disabled
		1	Upstream Data Slot 20 RX Enabled
3	RXUPSLOT19	Receive Upstream Data Slot	19.
(R/W)		The A2B_UPMASK2.RXUE 19 is received by the local slav	PSLOT19 bit defines whether or not upstream data slot we node.
		0	Upstream Data Slot 19 RX Disabled
		1	Upstream Data Slot 19 RX Enabled
2	RXUPSLOT18	Receive Upstream Data Slot 18.	
(R/W)		The A2B_UPMASK2.RXUE 18 is received by the local slav	PSLOT18 bit defines whether or not upstream data slot we node.
		0	Upstream Data Slot 18 RX Disabled
		1	Upstream Data Slot 18 RX Enabled
1	RXUPSLOT17	Receive Upstream Data Slot	17.
(R/W)		The A2B_UPMASK2.RXUE 17 is received by the local slav	PSLOT17 bit defines whether or not upstream data slot we node.
		0	Upstream Data Slot 17 RX Disabled
		1	Upstream Data Slot 17 RX Enabled
0	RXUPSLOT16	Receive Upstream Data Slot	16.
(R/W)		The A2B_UPMASK2.RXUE 16 is received by the local slav	PSLOT16 bit defines whether or not upstream data slot we node.
		0	Upstream Data Slot 16 RX Disabled
		1	Upstream Data Slot 16 RX Enabled

#### Upstream Data RX Mask 3 Register (Slave Only)

The A2B\_UPMASK3 register identifies which upstream data slots (from 24 to 31) are received from the A<sup>2</sup>B bus. These data slots may be transmitted via I<sup>2</sup>S/TDM and follow any downstream slots which were received by the slave node during the downstream portion of the superframe (defined by the A2B\_LDNSLOTS register). Changes to this register only take effect after setting the A2B\_CONTROL.NEWSTRCT bit of the master node.




Figure 7-73: A2B\_UPMASK3 Register Diagram

Table 7-74: A2B\_UPMASK3 Register Fields

Bit No.	Bit Name		Description/Enumeration
(Access)			
7	RXUPSLOT31	Receive Upstream Data Slot 3	31.
(R/W)		The A2B_UPMASK3.RXUPSLOT31 bit defines whether or not upstream data slot 31 is received by the local slave node.	
		0	Upstream Data Slot 31 RX Disabled
		1	Upstream Data Slot 31 RX Enabled
6	RXUPSLOT30	Receive Upstream Data Slot 30.	
(R/W)		The A2B_UPMASK3.RXUPSLOT30 bit defines whether or not upstream data 30 is received by the local slave node.	
		0	Upstream Data Slot 30 RX Disabled
		1	Upstream Data Slot 30 RX Enabled
5	RXUPSLOT29	Receive Upstream Data Slot 29.	
(R/W)		The A2B_UPMASK3.RXUPSLOT29 bit defines whether or not upstream data sleep 29 is received by the local slave node.	
		0	Upstream Data Slot 29 RX Disabled
		1	Upstream Data Slot 29 RX Enabled

Table 7-74: A2B\_UPMASK3 Register Fields (Continued)

Bit No.	Bit Name		Description/Enumeration
(Access)			
4	RXUPSLOT28	Receive Upstream Data Slot 28.	
(R/W)		The A2B_UPMASK3.RXUE 28 is received by the local slav	SLOT28 bit defines whether or not upstream data slot we node.
		0	Upstream Data Slot 28 RX Disabled
		1	Upstream Data Slot 28 RX Enabled
3	RXUPSLOT27	Receive Upstream Data Slot 2	27.
(R/W)		The A2B_UPMASK3.RXUE 27 is received by the local slav	SLOT27 bit defines whether or not upstream data slot ve node.
		0	Upstream Data Slot 27 RX Disabled
		1	Upstream Data Slot 27 RX Enabled
2	RXUPSLOT26	KUPSLOT26 Receive Upstream Data Slot 26.	
(R/W)		The A2B_UPMASK3.RXUE 26 is received by the local slav	SLOT26 bit defines whether or not upstream data slot ve node.
		0	Upstream Data Slot 26 RX Disabled
		1	Upstream Data Slot 26 RX Enabled
1	RXUPSLOT25	Receive Upstream Data Slot 2	25.
(R/W)		The A2B_UPMASK3.RXUE 25 is received by the local slav	SLOT25 bit defines whether or not upstream data slot we node.
		0	Upstream Data Slot 25 RX Disabled
		1	Upstream Data Slot 25 RX Enabled
0	RXUPSLOT24	Receive Upstream Data Slot 24.	
(R/W)		The A2B_UPMASK3.RXUE 24 is received by the local slav	SLOT24 bit defines whether or not upstream data slot ve node.
		0	Disabled
		1	Enabled

# Local Upstream Channel Offset Register (Slave Only)

In a slave node, the A2B\_UPOFFSET register defines the number of data channels received via I<sup>2</sup>S/TDM/PDM that are skipped before data slots are transmitted upstream on the A<sup>2</sup>B bus.




Figure 7-74: A2B\_UPOFFSET Register Diagram

Table 7-75: A2B\_UPOFFSET Register Fields

Bit No. (Access)	Bit Name	Description/Enumeration
, ,	UPOFFSET	Upstream Channel Offset for Local Node.
(R/W)		The A2B_UPOFFSET.UPOFFSET bit field defines the number of data channels received via I <sup>2</sup> S/TDM/PDM that are skipped before data slots are transmitted upstream
		on the $A^2B$ bus.

### Downstream Data RX Mask 0 Register (Slave Only)

The A2B\_DNMASKO register identifies the downstream data slots (from 0 to 7) that are received from the A<sup>2</sup>B bus. These data slots may be transmitted via I<sup>2</sup>S/TDM. If none of the bits in this register are set, the A2B\_LDNSLOTS register defines the number of downstream data slots taken by the local node, as in the AD2410. Changes to this register only take effect after setting the A2B\_CONTROL.NEWSTRCT bit of the master node.




Figure 7-75: A2B\_DNMASK0 Register Diagram

Table 7-76: A2B\_DNMASK0 Register Fields

Bit No.	Bit Name		Description/Enumeration
(Access)			
7	RXDNSLOT07	Receive Downstream Data Sl	ot 7.
(R/W)		The A2B_DNMASK0.RXDN slot 7 is received by the local	ISLOT07 bit defines whether or not downstream data slave node.
		0	Downstream Data Slot 7 RX Disabled
		1	Downstream Data Slot 7 RX Enabled
6	RXDNSLOT06	Receive Downstream Data Sl	ot 6.
(R/W)		The A2B_DNMASK0.RXDN slot 6 is received by the local	ISLOT06 bit defines whether or not downstream data slave node.
		0	Downstream Data Slot 6 RX Disabled
		1	Downstream Data Slot 6 RX Enabled
5	RXDNSLOT05	Receive Downstream Data Sl	ot 5.
(R/W)		The A2B_DNMASK0.RXDN slot 5 is received by the local	ISLOT05 bit defines whether or not downstream data slave node.
		0	Downstream Data Slot 5 RX Disabled
		1	Downstream Data Slot 5 RX Enabled

Table 7-76: A2B\_DNMASK0 Register Fields (Continued)

Bit No. (Access)	Bit Name	Description/Enumeration
, ,	RXDNSLOT04	Receive Downstream Data Slot 4.
(R/W)		The A2B_DNMASKO.RXDNSLOT04 bit defines whether or not downstream data slot 4 is received by the local slave node.
		0 Downstream Data Slot 4 RX Disabled
		1 Downstream Data Slot 4 RX Enabled
3	RXDNSLOT03	Receive Downstream Data Slot 3.
(R/W)		The A2B_DNMASK0.RXDNSLOT03 bit defines whether or not downstream data slot 3 is received by the local slave node.
		0 Downstream Data Slot 3 RX Disabled
		1 Downstream Data Slot 3 RX Enabled
2	RXDNSLOT02	Receive Downstream Data Slot 2.
(R/W)		The A2B_DNMASK0.RXDNSLOT02 bit defines whether or not downstream data slot 2 is received by the local slave node.
		0 Downstream Data Slot 2 RX Disabled
		1 Downstream Data Slot 2 RX Enabled
1	RXDNSLOT01	Receive Downstream Data Slot 1.
(R/W)		The A2B_DNMASK0.RXDNSLOT01 bit defines whether or not downstream data slot 1 is received by the local slave node.
		0 Downstream Data Slot 1 RX Disabled
		1 Downstream Data Slot 1 RX Enabled
0	RXDNSLOT00	Receive Downstream Data Slot 0.
(R/W)		The A2B_DNMASK0.RXDNSLOT00 bit defines whether or not downstream data slot 0 is received by the local slave node.
		0 Downstream Data Slot 0 RX Disabled
		1 Downstream Data Slot 0 RX Enabled

### Downstream Data RX Mask 1 Register (Slave Only)

The A2B\_DNMASK1 register identifies the downstream data slots (from 8 to 15) that are received from the A<sup>2</sup>B bus. These data slots may be transmitted via I<sup>2</sup>S/TDM. If none of the bits in this register are set, the A2B\_LDNSLOTS register defines the number of downstream data slots taken by the local node, as in the AD2410. Changes to this register only take effect after setting the A2B\_CONTROL.NEWSTRCT bit of the master node.




Figure 7-76: A2B\_DNMASK1 Register Diagram

Table 7-77: A2B\_DNMASK1 Register Fields

Bit No.	Bit Name		Description/Enumeration
(Access)			
7	RXDNSLOT15	Receive Downstream Data Sl	ot 15.
(R/W)		The A2B_DNMASK1.RXDN slot 15 is received by the local	SLOT15 bit defines whether or not downstream data l slave node.
		0	Downstream Data Slot 15 RX Disabled
		1	Downstream Data Slot 15 RX Enabled
6	RXDNSLOT14	Receive Downstream Data Sl	ot 14.
(R/W)		The A2B_DNMASK1.RXDN slot 14 is received by the local	SLOT14 bit defines whether or not downstream data I slave node.
		0	Downstream Data Slot 14 RX Disabled
		1	Downstream Data Slot 14 RX Enabled
5	RXDNSLOT13	Receive Downstream Data Sl	ot 13.
(R/W)		The A2B_DNMASK1.RXDN slot 13 is received by the local	SLOT13 bit defines whether or not downstream data I slave node.
		0	Downstream Data Slot 13 RX Disabled
		1	Downstream Data Slot 13 RX Enabled

Table 7-77: A2B\_DNMASK1 Register Fields (Continued)

Bit No. (Access)	Bit Name	Description/Enumeration
4	RXDNSLOT12	Receive Downstream Data Slot 12.
(R/W)		The A2B_DNMASK1.RXDNSLOT12 bit defines whether or not downstream data slot 12 is received by the local slave node.
		0 Downstream Data Slot 12 RX Disabled
		1 Downstream Data Slot 12 RX Enabled
3	RXDNSLOT11	Receive Downstream Data Slot 11.
(R/W)		The A2B_DNMASK1.RXDNSLOT11 bit defines whether or not downstream data slot 11 is received by the local slave node.
		0 Downstream Data Slot 11 RX Disabled
		1 Downstream Data Slot 11 RX Enabled
2	RXDNSLOT10	Receive Downstream Data Slot 10.
(R/W)		The A2B_DNMASK1.RXDNSLOT10 bit defines whether or not downstream data slot 10 is received by the local slave node.
		0 Downstream Data Slot 10 RX Disabled
		1 Downstream Data Slot 10 RX Enabled
1	RXDNSLOT09	Receive Downstream Data Slot 9.
(R/W)		The A2B_DNMASK1.RXDNSLOT09 bit defines whether or not downstream data slot 9 is received by the local slave node.
		0 Downstream Data Slot 9 RX Disabled
		1 Downstream Data Slot 9 RX Enabled
0	RXDNSLOT08	Receive Downstream Data Slot 8.
(R/W)		The A2B_DNMASK1.RXDNSLOT08 bit defines whether or not downstream data slot 8 is received by the local slave node.
		0 Downstream Data Slot 8 RX Disabled
		1 Downstream Data Slot 8 RX Enabled

### Downstream Data RX Mask 2 Register (Slave Only)

The A2B\_DNMASK2 register identifies the downstream data slots (from 16 to 23) that are received from the A<sup>2</sup>B bus. These data slots may be transmitted via I<sup>2</sup>S/TDM. If none of the bits in this register are set, the A2B\_LDNSLOTS register defines the number of downstream data slots taken by the local node. Changes to this register only take effect after setting the A2B\_CONTROL.NEWSTRCT bit of the master node.




Figure 7-77: A2B\_DNMASK2 Register Diagram

Table 7-78: A2B\_DNMASK2 Register Fields

Bit No.	Bit Name		Description/Enumeration
(Access)			
7	RXDNSLOT23	Receive Downstream Data Sl	ot 23.
(R/W)		The A2B_DNMASK2.RXDN slot 23 is received by the loca	ISLOT23 bit defines whether or not downstream data I slave node.
		0	Downstream Data Slot 23 RX Disabled
		1	Downstream Data Slot 23 RX Enabled
6	RXDNSLOT22	Receive Downstream Data Sl	ot 22.
(R/W)		The A2B_DNMASK2.RXDN slot 22 is received by the loca	ISLOT22 bit defines whether or not downstream data I slave node.
		0	Downstream Data Slot 22 RX Disabled
		1	Downstream Data Slot 22 RX Enabled
5	RXDNSLOT21	Receive Downstream Data Sl	ot 21.
(R/W)		The A2B_DNMASK2.RXDN slot 21 is received by the loca	ISLOT21 bit defines whether or not downstream data I slave node.
		0	Downstream Data Slot 21 RX Disabled
		1	Downstream Data Slot 21 RX Enabled

Table 7-78: A2B\_DNMASK2 Register Fields (Continued)

Bit Name	Description/Enumeration
RXDNSLOT20	Receive Downstream Data Slot 20.
	The A2B_DNMASK2.RXDNSLOT20 bit defines whether or not downstream data slot 20 is received by the local slave node.
	0 Downstream Data Slot 20 RX Disabled
	1 Downstream Data Slot 20 RX Enabled
RXDNSLOT19	Receive Downstream Data Slot 19.
	The A2B_DNMASK2.RXDNSLOT19 bit defines whether or not downstream data slot 19 is received by the local slave node.
	0 Downstream Data Slot 19 RX Disabled
	1 Downstream Data Slot 19 RX Enabled
RXDNSLOT18	Receive Downstream Data Slot 18.
	The A2B_DNMASK2.RXDNSLOT18 bit defines whether or not downstream data slot 18 is received by the local slave node.
	0 Downstream Data Slot 18 RX Disabled
	1 Downstream Data Slot 18 RX Enabled
RXDNSLOT17	Receive Downstream Data Slot 17.
	The A2B_DNMASK2.RXDNSLOT17 bit defines whether or not downstream data slot 17 is received by the local slave node.
	0 Downstream Data Slot 17 RX Disabled
	1 Downstream Data Slot 17 RX Enabled
RXDNSLOT16	Receive Downstream Data Slot 16.
	The A2B_DNMASK2.RXDNSLOT16 bit defines whether or not downstream data slot 16 is received by the local slave node.
	0 Downstream Data Slot 16 RX Disabled
	1 Downstream Data Slot 16 RX Enabled
	RXDNSLOT19  RXDNSLOT18  RXDNSLOT17

### Downstream Data RX Mask 3 Register (Slave Only)

The A2B\_DNMASK3 register identifies the downstream data slots (from 24 to 31) that are received from the A<sup>2</sup>B bus. These data slots may be transmitted via I<sup>2</sup>S/TDM. If none of the bits in this register are set, the A2B\_LDNSLOTS register defines the number of downstream data slots taken by the local node, as in the AD2410. Changes to this register only take effect after setting the A2B\_CONTROL.NEWSTRCT bit of the master node.




Figure 7-78: A2B\_DNMASK3 Register Diagram

Table 7-79: A2B\_DNMASK3 Register Fields

Bit No.	Bit Name		Description/Enumeration
(Access)			
7	RXDNSLOT31	Receive Downstream Data Sle	ot 31.
(R/W)		The A2B_DNMASK3.RXDN slot 31 is received by the local	SLOT31 bit defines whether or not downstream data slave node.
		0	Downstream Data Slot 31 RX Disabled
		1	Downstream Data Slot 31 RX Enabled
6	RXDNSLOT30	Receive Downstream Data Sl	ot 30.
(R/W)		The A2B_DNMASK3.RXDN slot 30 is received by the local	SLOT30 bit defines whether or not downstream data slave node.
		0	Downstream Data Slot 30 RX Disabled
		1	Downstream Data Slot 30 RX Enabled
5	RXDNSLOT29	Receive Downstream Data Sl	ot 29.
(R/W)		The A2B_DNMASK3.RXDN slot 29 is received by the local	SLOT29 bit defines whether or not downstream data slave node.
		0	Downstream Data Slot 29 RX Disabled
		1	Downstream Data Slot 29 RX Enabled

Table 7-79: A2B\_DNMASK3 Register Fields (Continued)

Bit No. (Access)	Bit Name		Description/Enumeration
4	RXDNSLOT28	Receive Downstream Data Sl	ot 28.
(R/W)		The A2B_DNMASK3.RXDN slot 28 is received by the loca	ISLOT28 bit defines whether or not downstream data I slave node.
		0	Downstream Data Slot 28 RX Disabled
		1	Downstream Data Slot 28 RX Enabled
3	RXDNSLOT27	Receive Downstream Data Sl	ot 27.
(R/W)		The A2B_DNMASK3.RXDN slot 27 is received by the loca	ISLOT27 bit defines whether or not downstream data I slave node.
		0	Downstream Data Slot 27 RX Disabled
		1	Downstream Data Slot 27 RX Enabled
2	RXDNSLOT26	Receive Downstream Data Sl	ot 26.
(R/W)		The A2B_DNMASK3.RXDN slot 26 is received by the loca	ISLOT26 bit defines whether or not downstream data I slave node.
		0	Downstream Data Slot 26 RX Disabled
		1	Downstream Data Slot 26 RX Enabled
1	RXDNSLOT25	Receive Downstream Data Sl	ot 25.
(R/W)		The A2B_DNMASK3.RXDN slot 25 is received by the loca	ISLOT25 bit defines whether or not downstream data I slave node.
		0	Downstream Data Slot 25 RX Disabled
		1	Downstream Data Slot 25 RX Enabled
0	RXDNSLOT24	Receive Downstream Data Sl	ot 24.
(R/W)		The A2B_DNMASK3.RXDN slot 24 is received by the loca	ISLOT24 bit defines whether or not downstream data I slave node.
		0	Downstream Data Slot 24 RX Disabled
		1	Downstream Data Slot 24 RX Enabled

### Local Downstream Channel Offset Register (Slave Only)

In a slave node, the A2B\_DNOFFSET register defines the number of data channels received via I<sup>2</sup>S/TDM/PDM that are skipped before data slots are transmitted downstream on the A<sup>2</sup>B bus. The value in the A2B\_DNOFFSET register is used only if any of the bits in the A2B\_DNMASK0 through A2B\_DNMASK3 registers are set and the A2B\_LDNSLOTS register is non-zero.




Figure 7-79: A2B\_DNOFFSET Register Diagram

Table 7-80: A2B\_DNOFFSET Register Fields

Bit No. (Access)	Bit Name	Description/Enumeration
4:0 (R/W)	DNOFFSET	Downstream Channel Offset. The A2B_DNOFFSET DNOFFSET bit field defines the number of data channels received via I $^2$ S/TDM/PDM that are skipped before data slots are transmitted downstream on the A $^2$ B bus.

The A2B\_CHIPID0 through A2B\_CHIPID5 registers concatenate to form a unique 48-bit ID for the transceiver, where A2B\_CHIPID0 contains the LSB (bits 7:0) and A2B\_CHIPID5 contains the MSB (bits 47:40).




Figure 7-80: A2B\_CHIPID0 Register Diagram

Table 7-81: A2B\_CHIPID0 Register Fields

Bit No. (Access)	Bit Name	Description/Enumeration
7:0 (R/NW)	CHIPID	Contains one byte of the 48-bit unique chip ID.

The A2B\_CHIPID0 through A2B\_CHIPID5 registers concatenate to form a unique 48-bit ID for the transceiver, where A2B\_CHIPID0 contains the LSB (bits 7:0) and A2B\_CHIPID5 contains the MSB (bits 47:40).




Figure 7-81: A2B\_CHIPID1 Register Diagram

Table 7-82: A2B\_CHIPID1 Register Fields

Bit No. (Access)	Bit Name	Description/Enumeration
7:0 (R/NW)	CHIPID	Contains one byte of the 48-bit unique chip ID.

The A2B\_CHIPID0 through A2B\_CHIPID5 registers concatenate to form a unique 48-bit ID for the transceiver, where A2B\_CHIPID0 contains the LSB (bits 7:0) and A2B\_CHIPID5 contains the MSB (bits 47:40).




Figure 7-82: A2B\_CHIPID2 Register Diagram

Table 7-83: A2B\_CHIPID2 Register Fields

Bit No. (Access)	Bit Name	Description/Enumeration
7:0 (R/NW)	CHIPID	Contains one byte of the 48-bit unique chip ID.

The A2B\_CHIPID0 through A2B\_CHIPID5 registers concatenate to form a unique 48-bit ID for the transceiver, where A2B\_CHIPID0 contains the LSB (bits 7:0) and A2B\_CHIPID5 contains the MSB (bits 47:40).




Figure 7-83: A2B\_CHIPID3 Register Diagram

Table 7-84: A2B\_CHIPID3 Register Fields

Bit No. (Access)	Bit Name	Description/Enumeration
7:0 (R/NW)	CHIPID	Contains one byte of the 48-bit unique chip ID.

The A2B\_CHIPID0 through A2B\_CHIPID5 registers concatenate to form a unique 48-bit ID for the transceiver, where A2B\_CHIPID0 contains the LSB (bits 7:0) and A2B\_CHIPID5 contains the MSB (bits 47:40).




Figure 7-84: A2B\_CHIPID4 Register Diagram

Table 7-85: A2B\_CHIPID4 Register Fields

Bit No. (Access)	Bit Name	Description/Enumeration
7:0 (R/NW)	CHIPID	Contains one byte of the 48-bit unique chip ID.

The A2B\_CHIPID0 through A2B\_CHIPID5 registers concatenate to form a unique 48-bit ID for the transceiver, where A2B\_CHIPID0 contains the LSB (bits 7:0) and A2B\_CHIPID5 contains the MSB (bits 47:40).




Figure 7-85: A2B\_CHIPID5 Register Diagram

Table 7-86: A2B\_CHIPID5 Register Fields

Bit No. (Access)	Bit Name	Description/Enumeration
7:0 (R/NW)	CHIPID	Contains one byte of the 48-bit unique chip ID.

### **GPIO Over Distance Enable Register**

The A2B GPIODEN register controls the general-purpose I/O pins for use in GPIO Over Distance.




Figure 7-86: A2B\_GPIODEN Register Diagram

Table 7-87: A2B\_GPIODEN Register Fields

Bit No.	Bit Name	Description/Enumeration
(Access)		
7	IOD7EN	GPIO Over Distance IO7 Enable.
(R/W)		The A2B_GPIODEN.IOD7EN bit enables GPIO Over Distance for IO7.
		0 GPIO Over Distance for IO7 Disabled
		1 GPIO Over Distance for IO7 Enabled
6	IOD6EN	GPIO Over Distance IO6 Enable.
(R/W)		The A2B_GPIODEN.IOD6EN bit enables GPIO Over Distance for IO6.
		0 GPIO Over Distance for IO6 Disabled
		1 GPIO Over Distance for IO6 Enabled
5	IOD5EN	GPIO Over Distance IO5 Enable.
(R/W)		The A2B_GPIODEN.IOD5EN bit enables GPIO Over Distance for IO5.
		0 GPIO Over Distance for IO5 Disabled
		1 GPIO Over Distance for IO5 Enabled
4	IOD4EN	GPIO Over Distance IO4 Enable.
(R/W)		The A2B_GPIODEN.IOD4EN bit enables GPIO Over Distance for IO4.
		0 GPIO Over Distance for IO4 Disabled
		1 GPIO Over Distance for IO4 Enabled

Table 7-87: A2B\_GPIODEN Register Fields (Continued)

Bit No.	Bit Name		Description/Enumeration
(Access)			
3	IOD3EN	GPIO Over Distance IO3 Er	nable.
(R/W)		The A2B_GPIODEN.IOD3	EN bit enables GPIO Over Distance for IO3.
		0	GPIO Over Distance for IO3 Disabled
		1	GPIO Over Distance for IO3 Enabled
2	IOD2EN	GPIO Over Distance IO2 Er	nable.
(R/W)		The A2B_GPIODEN.IOD2	EN bit enables GPIO Over Distance for IO2.
		0	GPIO Over Distance for IO2 Disabled
		1	GPIO Over Distance for IO2 Enabled
1	IOD1EN	GPIO Over Distance IO1 Er	able.
(R/W)		The A2B_GPIODEN.IOD1	EN bit enables GPIO Over Distance for IO1.
		0	GPIO Over Distance for IO1 Disabled
		1	GPIO Over Distance for IO1 Enabled
0	IOD0EN	GPIO Over Distance IO0 Er	nable.
(R/W)		The A2B_GPIODEN.IODO	EN bit enables GPIO Over Distance for IO0.
		0	GPIO Over Distance for IO0 Disabled
		1	GPIO Over Distance for IO0 Enabled

## **GPIO Over Distance Mask 0 Register**




Figure 7-87: A2B\_GPIOD0MSK Register Diagram

Table 7-88: A2B\_GPIOD0MSK Register Fields

Bit No. (Access)	Bit Name	Description/Enumeration
7:0 (R/W)	IOD0MSK	GPIO Over Distance IO0 Mask.

## **GPIO Over Distance Mask 1 Register**




Figure 7-88: A2B\_GPIOD1MSK Register Diagram

Table 7-89: A2B\_GPIOD1MSK Register Fields

Bit No. (Access)	Bit Name	Description/Enumeration
7:0 (R/W)	IOD1MSK	GPIO Over Distance IO1 Mask.

## **GPIO Over Distance Mask 2 Register**




Figure 7-89: A2B\_GPIOD2MSK Register Diagram

Table 7-90: A2B\_GPIOD2MSK Register Fields

Bit No. (Access)	Bit Name	Description/Enumeration
7:0 (R/W)	IOD2MSK	GPIO Over Distance IO2 Mask.

# **GPIO Over Distance Mask 3 Register**




Figure 7-90: A2B\_GPIOD3MSK Register Diagram

Table 7-91: A2B\_GPIOD3MSK Register Fields

Bit No. (Access)	Bit Name	Description/Enumeration
7:0 (R/W)	IOD3MSK	GPIO Over Distance IO3 Mask.

# **GPIO Over Distance Mask 4 Register**




Figure 7-91: A2B\_GPIOD4MSK Register Diagram

Table 7-92: A2B\_GPIOD4MSK Register Fields

Bit No. (Access)	Bit Name	Description/Enumeration
7:0 (R/W)	IOD4MSK	GPIO Over Distance IO4 Mask.

## **GPIO Over Distance Mask 5 Register**

Address: 0x86




Figure 7-92: A2B\_GPIOD5MSK Register Diagram

Table 7-93: A2B\_GPIOD5MSK Register Fields

Bit No. (Access)	Bit Name	Description/Enumeration
7:0 (R/W)	IOD5MSK	GPIO Over Distance IO5 Mask.

7-135

## **GPIO Over Distance Mask 6 Register**




Figure 7-93: A2B\_GPIOD6MSK Register Diagram

Table 7-94: A2B\_GPIOD6MSK Register Fields

Bit No. (Access)	Bit Name	Description/Enumeration
7:0 (R/W)	IOD6MSK	GPIO Over Distance IO6 Mask.

## **GPIO Over Distance Mask 7 Register**




Figure 7-94: A2B\_GPIOD7MSK Register Diagram

Table 7-95: A2B\_GPIOD7MSK Register Fields

Bit No. (Access)	Bit Name	Description/Enumeration
7:0 (R/W)	IOD7MSK	GPIO Over Distance IO7 Mask.

### **GPIO Over Distance Data Register**




Figure 7-95: A2B\_GPIODDAT Register Diagram

Table 7-96: A2B\_GPIODDAT Register Fields

Bit No.	Bit Name	Description/Enumeration
(Access)		
7	IOD7DAT	Bus GPIO Port Bit 7 Value.
(R/NW)		
6	IOD6DAT	Bus GPIO Port Bit 6 Value.
(R/NW)		
5	IOD5DAT	Bus GPIO Port Bit 5 Value.
(R/NW)		
4	IOD4DAT	Bus GPIO Port Bit 4 Value.
(R/NW)		
3	IOD3DAT	Bus GPIO Port Bit 3 Value.
(R/NW)		
2	IOD2DAT	Bus GPIO Port Bit 2 Value.
(R/NW)		
1	IOD1DAT	Bus GPIO Port Bit 1 Value.
(R/NW)		
0	IOD0DAT	Bus GPIO Port Bit 0 Value.
(R/NW)		

### **GPIO Over Distance Invert Register**




Figure 7-96: A2B\_GPIODINV Register Diagram

Table 7-97: A2B\_GPIODINV Register Fields

Bit No.	Bit Name	Description/Enumeration
(Access)		
7	IOD7INV	GPIO Over Distance IO7 Invert.
(R/W)		
6	IOD6INV	GPIO Over Distance IO6 Invert.
(R/W)		
5	IOD5INV	GPIO Over Distance IO5 Invert.
(R/W)		
4	IOD4INV	GPIO Over Distance IO4 Invert.
(R/W)		
3	IOD3INV	GPIO Over Distance IO3 Invert.
(R/W)		
2	IOD2INV	GPIO Over Distance IO2 Invert.
(R/W)		
1	IOD1INV	GPIO Over Distance IO1 Invert.
(R/W)		
0	IOD0INV	GPIO Over Distance IO0 Invert.
(R/W)		

### Mailbox 0 Control Register (Slave Only)

The A2B MBOXOCTL register contains bits that control direction, message length and interrupts.




Figure 7-97: A2B\_MBOX0CTL Register Diagram

Table 7-98: A2B\_MBOX0CTL Register Fields

Bit No. (Access)	Bit Name		D	escription/Enumeration
5:4	MB0LEN	Mailbox 0 Length.		
(R/W)		The A2B_MBOX0CTL.MB0	LE	EN bit field controls the length of Mailbox 0.
		0	1	Byte
		1	2	Bytes
		2	3	Bytes
		3	4	Bytes
3	MB0FIEN	Mailbox 0 Full Interrupt Ena	ble	÷.
(R/W)		The A2B_MBOX0CTL.MB0FIEN bit enables an interrupt which is generat Mailbox 0 becomes full.		IEN bit enables an interrupt which is generated when
		0	M	Mailbox 0 Interrupt on Full Disabled
		1	M	Mailbox 0 Interrupt on Full Enabled
2	MB0EIEN	Mailbox 0 Empty Interrupt F	Enal	ble.
(R/W)		The A2B_MBOX0CTL . MB0 Mailbox 0 becomes empty.	)EI	IEN bit enables an interrupt which is generated when
		0	M	Mailbox 0 Interrupt on Empty Disabled
		1	М	Mailbox 0 Interrupt on Empty Enabled
1	MB0DIR	Mailbox 0 Direction.		
(R/W)		The A2B_MBOX0CTL.MB0	DI	IR bit controls the direction of Mailbox 0.
		0	M	Mailbox 0 is Receive Mailbox
		1	M	Mailbox 0 is Transmit Mailbox

Table 7-98: A2B\_MBOX0CTL Register Fields (Continued)

Bit No.	Bit Name		Description/Enumeration
(Access)			
0	MB0EN	Mailbox 0 Enable.	
(R/W)		Setting the A2B_MBOXOCTL.MB0EN bit enables Mailbox 0.	
		0	Mailbox 0 Disabled
		1	Mailbox 0 Enabled

### Mailbox 0 Status Register (Slave Only)

The A2B MBOXOSTAT register reports the status of the configured mailbox interrupts.




Figure 7-98: A2B\_MBOX0STAT Register Diagram

Table 7-99: A2B\_MBOX0STAT Register Fields

Bit No.	Bit Name	Description/Enumeration	
(Access)			
5	MB0EIRQ	Mailbox 0 Signaling Empty IRQ.	
(R/NW)		The A2B_MBOX0STAT.MB0EIRQ bit indicates whether or not the Mailbox 0 empty interrupt is active.	
		0 Mailbox 0 Empty Interrupt Inactive	
		1 Mailbox 0 Empty Interrupt Active	
4	MB0FIRQ	Mailbox 0 Signaling Full IRQ.	
(R/NW)		The A2B_MBOX0STAT.MB0FIRQ bit indicates whether or not the Mailbox 0 full interrupt is active.	
		0 Mailbox 0 Full Interrupt Inactive	
		1 Mailbox 0 Full Interrupt Active	
1	MB0EMPTY	Mailbox 0 Empty.	
(R/NW)		The A2B_MBOX0STAT.MB0EMPTY bit indicates whether or not Mailbox 0 is empty.	
		0 Mailbox 0 Currently Not Empty	
		1 Mailbox 0 Currently Empty	
0	MB0FULL	Mailbox 0 Full.	
(R/NW)		The A2B_MBOX0STAT.MB0FULL bit indicates whether or not Mailbox 0 is full.	
		0 Mailbox 0 Currently Not Full	
		1 Mailbox 0 Currently Full	

# Mailbox 0 Byte 0 Register (Slave Only)

Address: 0x92




Figure 7-99: A2B\_MBOX0B0 Register Diagram

Table 7-100: A2B\_MBOX0B0 Register Fields

Bit No. (Access)	Bit Name	Description/Enumeration
7:0 (R/W)	MBOX0	Mailbox 0 Data.

# Mailbox 0 Byte 1 Register (Slave Only)

Address: 0x93




Figure 7-100: A2B\_MBOX0B1 Register Diagram

Table 7-101: A2B\_MBOX0B1 Register Fields

Bit No. (Access)	Bit Name	Description/Enumeration
7:0 (R/W)	MBOX0	Mailbox 0 Data.

# Mailbox 0 Byte 2 Register (Slave Only)

Address: 0x94




Figure 7-101: A2B\_MBOX0B2 Register Diagram

Table 7-102: A2B\_MBOX0B2 Register Fields

Bit No. (Access)	Bit Name	Description/Enumeration
(R/V	0 MBOX0	Mailbox 0 Data.

# Mailbox 0 Byte 3 Register (Slave Only)

Address: 0x95




Figure 7-102: A2B\_MBOX0B3 Register Diagram

Table 7-103: A2B\_MBOX0B3 Register Fields

Bit No. (Access)	Bit Name	Description/Enumeration
7:0 (R/W)	MBOX0	Mailbox 0 Data.

### Mailbox 1 Control Register (Slave Only)

The A2B MBOX1CTL register contains bits that control direction, message length and interrupts.




Figure 7-103: A2B\_MBOX1CTL Register Diagram

Table 7-104: A2B\_MBOX1CTL Register Fields

Bit No. (Access)	Bit Name		Description/Enumeration
5:4	MB1LEN	Mailbox 1 Length.	
(R/W)		The A2B_MBOX1CTL.MB1	LEN bit field controls the length of Mailbox 1.
		0	1 Byte
		1	2 Bytes
		2	3 Bytes
		3	4 Bytes
3	MB1FIEN	Mailbox 1 Full Interrupt Ena	ble.
(R/W)		The A2B_MBOX1CTL.MB1FIEN bit enables an interrupt which is g Mailbox 1 becomes full.	
		0	Mailbox 1 Interrupt on Full Disabled
		1	Mailbox 1 Interrupt on Full Enabled
2	MB1EIEN	Mailbox 1 Empty Interrupt F	nable.
(R/W)		The A2B_MBOX1CTL.MB1 Mailbox 1 becomes empty.	EIEN bit enables an interrupt which is generated when
		0	Mailbox 1 Interrupt on Empty Disabled
		1	Mailbox 1 Interrupt on Empty Enabled
1	MB1DIR	Mailbox 1 Direction.	
(R/W)		The A2B_MBOX1CTL.MB1DIR bit controls the direction of Mailbox 1.	
		0	Mailbox 1 is Receive Mailbox
		1	Mailbox 1 is Transmit Mailbox

Table 7-104: A2B\_MBOX1CTL Register Fields (Continued)

Bit No.	Bit Name	Description/Enumeration	
(Access)			
0	MB1EN	Mailbox 1 Enable.	
(R/W)		Setting the A2B_MBOX1CTL.MB1EN bit enables Mailbox 1.	
		0	Mailbox 1 Disabled
		1	Mailbox 1 Enabled

## Mailbox 1 Status Register (Slave Only)

The A2B MBOX1STAT register reports the status of the configured mailbox interrupts.

Address: 0x97




Figure 7-104: A2B\_MBOX1STAT Register Diagram

Table 7-105: A2B\_MBOX1STAT Register Fields

Bit No.	Bit Name	Description/Enumeration		
(Access)				
5	MB1EIRQ	Mailbox 1 Signaling Empty IRQ.		
(R/NW)		The A2B_MBOX1STAT.MB1EIRQ bit indicates whether or not the Mailbox 1 empty interrupt is active.		
		0	N	Mailbox 1 Empty Interrupt Inactive
		1	N	Mailbox 1 Empty Interrupt Active
4	MB1FIRQ	Mailbox 1 Signaling Full IRC	ζ.	
(R/NW)		The A2B_MBOX1STAT.MB1FIRQ bit indicates whether or not the Mailbox 1 full interrupt is active.		
		0	N	Mailbox 1 Full Interrupt Inactive
		1	N	Mailbox 1 Full Interrupt Active
1	MB1EMPTY	Mailbox 1 Empty.		
(R/NW)		The A2B_MBOX1STAT.MB1EMPTY bit indicates whether or not Mailbox 1 is empty.		
		0	N	Mailbox 1 Currently Not Empty
		1	N	Mailbox 1 Currently Empty
0	MB1FULL	Mailbox 1 Full.		
(R/NW)		The A2B_MBOX1STAT.MB1FULL bit indicates whether or not Mailbox 1 is full.		
		0	N	Mailbox 1 Currently Not Full
		1	N	Mailbox 1 Currently Full

# Mailbox 1 Byte 0 Register (Slave Only)

Address: 0x98




Figure 7-105: A2B\_MBOX1B0 Register Diagram

Table 7-106: A2B\_MBOX1B0 Register Fields

Bit No. (Access)	Bit Name	Description/Enumeration
7:0 (R/W)	MBOX1	Mailbox 1 Data.

# Mailbox 1 Byte 1 Register (Slave Only)

Address: 0x99




Figure 7-106: A2B\_MBOX1B1 Register Diagram

Table 7-107: A2B\_MBOX1B1 Register Fields

Bit No. (Access)	Bit Name	Description/Enumeration
7:0 (R/W)	MBOX1	Mailbox 1 Data.

# Mailbox 1 Byte 2 Register (Slave Only)

Address: 0x9A




Figure 7-107: A2B\_MBOX1B2 Register Diagram

Table 7-108: A2B\_MBOX1B2 Register Fields

Bit No. (Access)	Bit Name	Description/Enumeration
7:0	MBOX1	Mailbox 1 Data.
(R/W)		

# Mailbox 1 Byte 3 Register (Slave Only)

Address: 0x9B




Figure 7-108: A2B\_MBOX1B3 Register Diagram

Table 7-109: A2B\_MBOX1B3 Register Fields

Bit No. (Access)	Bit Name	Description/Enumeration
7:0 (R/W)	MBOX1	Mailbox 1 Data.

# 8 Appendix A: Additional Discovery Flow Examples

The following sections provide additional information on modified, optimized, and advanced discovery flows. Any of the software flow diagrams can be used as a guide for discovery and initialization.

## **Modified Discovery Flow**

In the *Modified Discovery Flow* figure, all of the slave nodes are discovered and immediately initialized, sequentially, from slave 0 to the last available slave in the system.

There is no further need for bus management after all nodes are discovered and programmed. But interrupt service routines may be used to react to special events (for example, an IRQ event from diagnosis). The IRQ pin can be used to signal such an event. Alternatively, the A2B INTTYPE register can be polled to monitor interrupt events.




Figure 8-1: Modified Discovery Flow

## **Optimized Discovery Flow**

A more optimized, fast discovery and initialization are shown in the *Optimized Discovery Flow* figure. Even before a node is initialized, the host tries to discover the next node. The time for the next node to be discovered is used to initialize the current node. This reduces the discovery and initialization time almost completely to the time it takes for the PLLs to find lock. Interrupt service routines are used to avoid repeated polling of registers, reducing the burden on the host processor.

There is no further need for bus management after all nodes are discovered and initialized. Interrupt service routines can be used to react to special events (for example, an IRQ event from diagnosis).

An advanced feature in the flow diagram is the use of node IDs. Node IDs allow the host to look up register settings based on IDs stored in each slave node's EEPROM.




Figure 8-2: Optimized Discovery Flow

## **Advanced Discovery Flow**

An advanced, fast flow of discovery and initialization is shown in the *Advanced Discovery Flow* figure. Even before a node is initialized, the host tries to discover the next node. The time for the next node to be discovered is used to initialize the current node. This reduces the discovery and initialization time almost completely to the time it takes for the PLLs to find lock. Synchronous exchange of data can start as soon as a master and slave 0 node are initialized, while the next nodes that are not discovered and initialized can start up gradually. Use interrupt service routines to avoid repeated polling of registers, which reduces the burden on the host processor.

Another advanced feature in this flow diagram is the use of node IDs. Node IDs allow the host to look up register settings based on IDs stored in EEPROM of each slave node.

The slave nodes are reconfigured with the addition of every new node to adjust the amount of payload and, therefore, optimize bandwidth and power consumption. The optimum bus activity level is achieved with every addition of a new node even when not of the all nodes can be discovered.

This is especially advantageous when a host tries to perform "auto-discovery" without prior knowledge of the number of nodes in the system. The A2B\_DNSLOTS and A2B\_UPSLOTS register values can be calculated based on the A2B\_BCDNSLOTS, A2B\_LDNSLOTS, and A2B\_LUPSLOTS information in each node. This can be part of the node ID capability information (for example, in the EEPROM of each slave node) or can be looked up based on the capability information.

Changing A2B\_DNSLOTS and A2B\_UPSLOTS in all nodes, depending on the number of nodes discovered, has an impact on the master's I<sup>2</sup>S/TDM interface. The channel allocation changes when a new node that provides or consumes synchronous data is added.

Allowing synchronous payload operation on early nodes before the bus is fully discovered may or may not be desirable. The advanced discovery flow can be modified so that synchronous audio operation only starts after discovery (see Optimized Discovery Flow).

There is no further need for bus management after all of the nodes are discovered and initialized. Interrupt service routines can be used to react to special events (for example, an IRQ event from Diagnosis).




Figure 8-3: Advanced Discovery Flow

# 9 Appendix B: Response Cycle Formula

The A2B\_RESPCYCS register is used to set the relative time, from the start of a control frame (SCF) to the moment the last slave responds with a response frame (SRF). The register setting defines when earlier nodes in the A<sup>2</sup>B network should expect the response from the last slave during the upstream portion of the superframe. If the last node fails to respond, the node immediately before the presumed last node does respond. The following sections provide information regarding how to program the master node and slave node A2B RESPCYCS registers.

#### **Configuring Master Node Response Cycles**

The Master Node Response Cycles figure depicts how the master response cycle value is determined.




Figure 9-1: Master Node Response Cycles

In the *Master Node Response Cycles* figure:

- The *Master Minimum Response Cycle Count* is determined by the length of the downstream data, the minimum bus turn-around time, and the number of slaves nodes.
- The *Master Maximum Response Cycle Count* is determined by the length of the upstream data and the *Master Response Cycle Offset*.
- The *Master Response Cycle Offset* ensures that sufficient internal processing time (t<sub>IP</sub>) is available from the reception of the last upstream data bit in the receive buffer to the point at which this I<sup>2</sup>S/TDM data is output, which starts synchronous to the next SCF and SYNC pin transition. The *A*<sup>2</sup>*B Master Node Response Offset* (*RESPOFFS*) table defines this constant *Master Response Cycle Offset*, which is a function of the A<sup>2</sup>B master node's TDM mode A2B I2SGCFG.TDMMODE) and I<sup>2</sup>S/TDM channel size (A2B I2SGCFG.TDMSS).

Table 9-1: A<sup>2</sup>B Master Node Response Offset (RESPOFFS)

TDM Mode (A <sup>2</sup> B Master Node)	TDM Data Width (A <sup>2</sup> B Master Node)	RESPOFFS
$TDM2/I^2S$ (A2B_I2SGCFG.TDMMODE = 0)	16 bits (A2B_I2SGCFG.TDMSS = 1)	238
TDM2/I <sup>2</sup> S ( A2B_I2SGCFG.TDMMODE = 0)	32 bits (A2B_I2SGCFG.TDMSS = 0)	245
TDM4 (A2B_I2SGCFG.TDMMODE = 1)	16 bits (A2B_I2SGCFG.TDMSS = 1)	245
TDM4 (A2B_I2SGCFG.TDMMODE = 1)	32 bits (A2B_I2SGCFG.TDMSS = 0)	248
TDM8 (A2B_I2SGCFG.TDMMODE = 2)	16 bits (A2B_I2SGCFG.TDMSS = 1)	248
TDM8 (A2B_I2SGCFG.TDMMODE = 2)	32 bits (A2B_I2SGCFG.TDMSS = 0)	248
TDM12 (A2B_I2SGCFG.TDMMODE = 3)	16 bits (A2B_I2SGCFG.TDMSS = 1)	248
TDM12 (A2B_I2SGCFG.TDMMODE = 3)	32 bits (A2B_I2SGCFG.TDMSS = 0)	248
TDM16 (A2B_I2SGCFG.TDMMODE = 4)	16 bits (A2B_I2SGCFG.TDMSS = 1)	248
TDM16 (A2B_I2SGCFG.TDMMODE = 4)	32 bits (A2B_I2SGCFG.TDMSS = 0)	248
TDM20 (A2B_I2SGCFG.TDMMODE = 5)	N/A	248
TDM24 (A2B_I2SGCFG.TDMMODE = 6)	N/A	248
TDM32 (A2B_I2SGCFG.TDMMODE = 7)	N/A	248

Programming the master node A2B\_RESPCYCS register is a function of the above *Master Response Cycle Offset* (RESPOFFS), as well as:

- the number of slave nodes in the system,
- the number of downstream A<sup>2</sup>B bus data slots received on the A-PORT at each slave (NUM\_DNSLOTS),
- the width of the downstream A<sup>2</sup>B bus data slots (DNSLOT\_SIZE),
- the number of upstream A<sup>2</sup>B bus data slots driven to the A-PORT by each slave (NUM\_UPSLOTS), and
- the width of the upstream A<sup>2</sup>B bus data slots (UPSLOT\_SIZE).

The upslot and downslot activity that is possible at any given node in the system is the first factor that contributes toward determining the value that must be programmed into the master node's A2B\_RESPCYCS register. For each slave node n in the A<sup>2</sup>B topology, the following equations define the downstream (DNSLOT\_ACTIVITY[n]) and upstream (UPSLOT\_ACTIVITY[n]) activity for that node.

```
DNSLOT_ACTIVITY[n] = NUM_DNSLOTS * (DNSLOT_SIZE + 1)
UPSLOT_ACTIVITY[n] = NUM_UPSLOTS * (UPSLOT_SIZE + 1)
```

**NOTE:** The DNSLOT\_SIZE and UPSLOT\_SIZE slot sizes are offset by 1 in the above calculations because the default slot format (A2B\_SLOTFMT) appends a single parity bit to each data slot on the A<sup>2</sup>B bus, thereby increasing the number of bits on the A<sup>2</sup>B bus per slot by 1. For alternate slot formats, the number of bits that are appended for the chosen use case must be added instead of the 1 defined here, as presented in the A<sup>2</sup>B Bus Bits column in the Slot Format table in A<sup>2</sup>B Slot Format.

Once the upslot and downslot activity for each slave node n is established, the equivalent upstream (RE-SPCYCS\_UP[n]) and downstream (RESPCYCS\_DN[n]) response cycle requirements can be calculated for each slave node, as governed by the following equations.

- RESPCYCS\_DN[n] is the minimum response cycle register setting possible at the master node when considering the downstream activity at slave node n. The maximum value among those calculated for RE-SPCYCS\_DN[n] is the minimum master node A2B RESPCYCS setting (MAX(RESPCYCS\_DN[n])).
- RESPCYCS\_UP[n] is the maximum response cycle register setting possible at the master node when considering the upstream activity at slave node n. The minimum value among those calculated for RESPCYCS\_UP[n] is the maximum master node A2B RESPCYCS setting (MIN(RESPCYCS\_UP[n])).

**CAUTION:** If MAX(RESPCYCS\_DN[n]) > MIN(RESPCYCS\_UP[n]), then the A<sup>2</sup>B bus bandwidth cannot accommodate the configuration.

The value that must be programmed into the master node's A2B\_RESPCYCS register is the average of these minimum and maximum values:

```
A2B_RESPCYCS = (MAX(RESPCYCS_DN[n]) + MIN(RESPCYCS_UP[n])) / 2 // Round Down
```

#### Example Master A2B\_RESPCYCS Calculation

A system with three nodes, the master node and two slave nodes (slave 0 and slave 1), is configured as shown in the *Three-Node A* $^2B$  *System Example* figure:




Figure 9-2: Three-Node A<sup>2</sup>B System Example

For the downstream portion of the superframe:

- Master node (configured for 32-bit TDM8 mode): sends 14 slots with a 24-bit slot size
- Slave 0: consumes six slots from the master node and passes the remaining eight slots to slave 1, then contributes eight additional slots to the downstream traffic (16 total slots sent from slave 0 to slave 1)

Slave 1: consumes all 16 slots coming from slave-0

For the upstream portion of the superframe:

- Slave 1: sends ten slots with a 16-bit slot size
- Slave 0: consumes six slots from slave-1 and passes the remaining four slots to the master node, then contributes eight additional slots to the upstream traffic (12 total slots sent from slave 0 to the master node).
- Master node (configured for 32-bit TDM8 mode): consumes all 12 slots coming from slave 0.

The response cycle is determined using the following steps:

1. Calculate the upslot and downslot activity for each slave node:

```
DNSLOT_ACTIVITY[n] = NUM_DNSLOTS * (DNSLOT_SIZE + 1)
DNSLOT_ACTIVITY[0] = 14 * (24 + 1) = 350
DNSLOT_ACTIVITY[1] = 16 * (24 + 1) = 400

UPSLOT_ACTIVITY[n] = NUM_UPSLOTS * (UPSLOT_SIZE + 1)
UPSLOT_ACTIVITY[0] = 12 * (16 + 1) = 204
UPSLOT_ACTIVITY[1] = 10 * (16 + 1) = 170
```

2. With this information, calculate the response cycle requirements for each slave. From the  $A^2B$  Master Node Response Offset (RESPOFFS) table, the TDM8 mode and 32-bit data combination yields RESPOFFS = 248.

The minimum master node A2B\_RESPCYCS setting is the maximum value among the RESPCYCS\_DN[n] calculations, which is 122, and the maximum setting is the minimum value among the RESPCYCS\_UP[n] calculations, which is 180, and the average of the minimum and maximum values is:

```
(MAX(RESPCYCS_DN[n]) + MIN(RESPCYCS_UP[n])) / 2 // Round Down
(122 + 180) / 2 = 302 / 2 = 151.0 = 151
```

3. For this system configuration, program the master node A2B RESPCYCS value to 151 (0x97).

#### **Configuring Slave Node Response Cycles**

Each slave node has its A2B\_RESPCYCS register set during the system discovery process. The master transceiver programs its A2B\_DISCVRY register with the response cycle value associated with the slave transceiver that it is attempting to discover. The appropriate value for each slave node (SLV\_RESPCYCS[n]) is a function of the slave node's location in the A<sup>2</sup>B topology and the value programmed to the master node 's A2B\_RESPCYCS register (MSTR\_RESPCYCS). The slave node nearest to the master node has a node number of 0, and the node number is

incremented for each next-in-line slave node until the last-in-line slave node n. The A2B\_RESPCYCS value to use for each slave node during discovery can be calculated using the following equation:

```
SLV_RESPCYCS[n] = MSTR_RESPCYCS - 4n
```

Using the Example Master A2B\_RESPCYCS Calculation above (with MSTR\_RESPCYCS = 151), the following equations determine the correct A2B\_RESPCYCS value for the two slave nodes:

```
SLV_RESPCYCS[0] = MSTR_RESPCYCS - (4*0) = 151 - 0 = 151 (0x97)
SLV_RESPCYCS[1] = MSTR_RESPCYCS - (4*1) = 151 - 4 = 147 (0x93)
```

The following code sequence uses these values to proceed through the discovery process in the example system:

#### Configuring Slave Node Response Cycles with Advanced Discovery

The transceiver is designed to adjust automatically to the time when responses are seen on the bus. This allows slave nodes to be discovered without requiring changes to the slave node response cycles, based on cable length. When the advanced discovery flow is used, it is possible for transient data parity errors to be reported by the master node immediately, following the discovery of a new slave, which is connected by a long cable (greater than 5m in length). These errors only persist for two to three superframes. If the cable lengths in the system are known, avoid these errors by using the following pseudo-code to calculate the slave node response cycles:

```
if (n = 0)
    SLV_RESPCYCS[n] = MSTR_RESPCYCS
else
    if (cable_length > 12m)
        SLV_RESPCYCS[n] = SLV_RESPCYCS[n-1] - 6
    else if (cable_length > 5m)
        SLV_RESPCYCS[n] = SLV_RESPCYCS[n-1] - 5
    else
        SLV_RESPCYCS[n] = SLV_RESPCYCS[n-1] - 4
```

# 10 Appendix C: Module ID and Module Configuration Memory

Module-specific descriptor information is saved in a storage device (EEPROM or similar), directly connected to an A<sup>2</sup>B transceiver via I<sup>2</sup>C and accessible over the A<sup>2</sup>B bus as a peripheral device. Such I<sup>2</sup>C-connected storage devices use the device address 0x50 (7-bit). This configuration memory contains module ID information and optional configuration blocks.

## **Configuration Memory**

The contents of a configuration memory with no configuration blocks is shown in the *Memory Content with no Configuration Blocks* table.

ADDRESS	CONTENTS	
0x0000	0xAB (Indicates Configuration Memory)	
0x0001	Module Vendor ID*	
0x0002	Module Product ID	
0x0003	Module Version ID	
0x0004	Reserved - value should be ignored	
0x0005	0x00 (Number of Configuration Blocks)	
0x0006	Reserved - value should be 0x00	
0x0007	CRC-8	

<sup>\*</sup>Assignment and management of Module Vendor IDs currently resides with Analog Devices Inc.

Figure 10-1: Memory Content with no Configuration Blocks

During and after discovery, the host can uniquely identify the slave node modules, based on the convention in the table. This information allows the host to look up all stored configuration settings and software drivers to automatically configure the A<sup>2</sup>B system, program A<sup>2</sup>B nodes, and initialize peripheral devices. A CRC byte is used to ensure data integrity.

Additionally, device specific configuration and setup information also can be stored in the configuration memory through the use of configuration blocks. The host can read this information and set up the slave without any prior knowledge of the node. The contents of a configuration memory with configuration blocks is shown in the *Memory Content with Configuration Blocks* table.

ADDRESS	CONTENTS	
0x0000	0xAB (Indicates Configuration Memory)	
0x0001	Module Vendor ID	
0x0002	Module Product ID	
0x0003	Module Version ID	
0x0004	Reserved - value should be ignored	
0x0005	Number of Configuration Blocks	
0x0006	Reserved - value should be 0x00	
0x0007	CRC-8	
0x0008 to 7 + L <sub>1</sub>	Configuration Block 1	
8 + L <sub>1</sub> to 7 + L <sub>1</sub> + L <sub>2</sub>	Configuration Block 2	
	Configuration Block N	

Figure 10-2: Memory Content with Configuration Blocks

The contents of a configuration block are shown in the Configuration Block Contents figure.




Figure 10-3: Configuration Block Contents

The first three bytes of a configuration block make up a header, which provides details about the configuration block. The first four bits of the header indicate the type of configuration block; see the *Configuration Block Header Types* table. Types A and B have a 12-bit field that gives the size (in bytes) of the payload. For a Type A configuration block, this field contains the number of bytes to be written during configuration. For a Type B configuration block, the value of this field is one more than the number of bytes to be written during configuration, because an 8-bit CRC is included at the end of the payload.

If the device to be programmed requires an address pointer, it is given at the start of the payload field. A Type C configuration block has a 12-bit field, which describes a delay to be inserted in the programming flow (in ms).

Table 10-1: Configuration Block Header Types

Type Value	Meaning	Notes
0x0	Type A config block, no CRC	All payload bytes written to target for configuration
0x1	Type B config block CRC-8 calculated on header + payload	Last payload byte not written to target
0x2	Type C config block delay value only (no payload)	CRC-8 calculated based on first 2 bytes in header
0x3 - 0xF	Reserved	N/A

The *Detailed View of Configuration Memory* figure shows a detailed view of configuration memory contents with N configuration blocks.




Figure 10-4: Detailed View of Configuration Memory

#### Notes:

- If address 0x0005 returns 0x00, no configuration blocks are present in the memory.
- $PB_N$  is the number of bytes in the payload for a configuration block N (a 12-bit field).
- $SA_N$  is the start address of a configuration block N.  $SA_N = SA_{N-1} + 3 + PB_{N-1}$ .  $SA_1 = 8$ .

The following tables show two examples of configuration memory containing programming information for an  $A^2B$  slave node. The first byte of each payload field is a starting address for a burst write.




Figure 10-5: Configuration Memory for AD242x Slave Configuration (Long)




Figure 10-6: Configuration Memory for AD242x Slave Configuration (Short)

The *Configuration Memory for ADAU1761* figure shows an example of configuration memory containing programming information for an ADAU1761 codec (which uses two address bytes per transaction).




Figure 10-7: Configuration Memory for ADAU1761

# 11 Appendix D: Interrupt Processing

The following sections describe the flow of interrupt processing by the host in the A<sup>2</sup>B system.

## **Master Running Interrupts**

As shown in the *Master Running Interrupts* figure, the trigger (Master IRQ pin) is asserted after the master node locks its PLL to the SYNC signal or on a post discovery line fault.

**NOTE:** MSTR RUNNING (A2B INTTYPE = 0xFF) is a master-only interrupt.




Figure 11-1: Master Running Interrupts

Action: read the A2B\_INTSRC and A2B\_INTTYPE registers and proceed to slave node discovery or handle a line fault. Note that a host read of the master A2B\_INTTYPE register clears the interrupt.

## **Discovery Done Interrupts**

As shown in the *Discovery Done Interrupts* figure, the trigger (Master IRQ pin) is asserted after the master node sees a response from discovery of a slave node. DSCDONE (A2B\_INTTYPE= 0x18) is a master-only interrupt.




Figure 11-2: Discovery Done Interrupts

Action: read the A2B\_INTSRC and A2B\_INTTYPE registers and proceed to the node authentication and discovery process. Note that a host read of the master A2B\_INTTYPE register clears the interrupt.

## **Line Fault Interrupts**

As shown in the *Line Fault Interrupts* figure, the trigger (Master IRQ pin) is asserted after encountering a line fault during or post discovery.




Figure 11-3: Line Fault Interrupts

Action: read the A2B\_INTTYPE register and proceed with line diagnostics, as described in A<sup>2</sup>B System Debug.

When the transceiver enters the RESET state due to critical faults such as BP short to GND, there is no indication to the host that this has occurred. If such functionality is desired in the system, designs can utilize termination resistors on the IRQ line as a function of its active polarity, as governed by the A2B\_PINCFG.IRQINV bit. When A2B\_PINCFG.IRQINV = 0, a pull-up resistor connected to the IRQ line pulls IRQ high when the transceiver

tristates the IRQ pin while in the RESET state. The state can then be seen by the host controller as an active high edge pseudo-interrupt. The host reads the A2B\_INTSTAT and A2B\_INTTYPE registers as 0x00 (reset values), which can be interpreted as an event indicating that the transceiver has entered the RESET state. A pull-down resistor on the IRQ line has the same effect when A2B\_PINCFG.IRQINV=1 for negative edge interrupts at the host controller.

**NOTE:** The host controller must ignore the IRQ state prior to the A2B\_CONTROL.MSTR bit being set, upon which the IRQ pin is driven to the inactive state.

## **Error Interrupts**

As shown in the *Error Interrupts* figure, the trigger (Master IRQ pin) is asserted when any of the following errors is encountered.




Figure 11-4: Error Interrupts

```
HDCNTERR=0x0

DDERR= 0x1

CRCERR= 0x2

DPERR= 0x3

BECOVF= 0x4* (Occurrence of Bit error count overflow interrupt, after resetting the error counter (BECNT) once every second, indicates bus issues )

SRFERR= 0x5* (10 time occurrence without interrupt status (INTSTAT) being cleared between pending interrupts shall be treated as bus lost condition/line fault)

SRFCRCERR=0x6 (Slave Only)

I2CERR= 0x19 (Master Only)

ICRCERR= 0x1A (Master Only)
```

Action: read the A2B\_INTTYPE register and proceed with line diagnostics, as described in A<sup>2</sup>B System Debug.

## General Purpose IO Pin Interrupts

As shown in the *General Purpose IO Pin Interrupts* figure, the trigger (Master IRQ pin) is asserted when any of the following errors is encountered.




Figure 11-5: General Purpose IO Pin Interrupts

```
I00=
       0x10
              (Slave only)
IO1=
       0x11
IO2=
      0x12
       0x13
IO3=
IO4=
      0x14
IO5=
      0x15
I06=
      0x16
IO7=
      0x17
```

Action: read the A2B INTTYPE register and take action that is specific to the application.

## **Mouser Electronics**

**Authorized Distributor** 

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

### Analog Devices Inc.:

EVAL-AD2428WG1BZ EVAL-AD2428WB1BZ EVAL-AD2428WC1BZ EVAL-AD2428WD1BZ