

# CY62146G MoBL<sup>®</sup> Automotive 4-Mbit (256K words × 16 bit) Static RAM with Error-Correcting Code (ECC)

#### Features

- AEC-Q100 qualified
- High speed: 45 ns
- Temperature Range □ Automotive-A: -40 °C to +85 °C
- Ultra-low standby power □ Typical standby current: 3.5 µA
- Embedded ECC for single-bit error correction<sup>[1]</sup>
- Voltage range: 2.2 V to 3.6 V, 4.5 V to 5.5 V
- 1.0-V data retention
- TTL-compatible inputs and outputs
- Pb-free 44-pin TSOP II package

## **Functional Description**

CY62146G is high-performance CMOS low-power (MoBL) SRAM devices with embedded ECC.

Device is accessed by asserting the chip enable ( $\overline{CE}$ ) input LOW.

Data writes are performed by asserting the Write Enable ( $\overline{\text{WE}}$ ) input LOW, while providing the data on I/O<sub>0</sub> through I/O<sub>15</sub> and address on A<sub>0</sub> through A<sub>17</sub> pins. The Byte High Enable (BHE) and Byte Low Enable (BLE) inputs control write operations to the upper and lower bytes of the specified memory location. BHE controls I/O<sub>8</sub> through I/O<sub>15</sub> and BLE controls I/O<sub>0</sub> through I/O<sub>7</sub>.

Data reads are performed by asserting the Output Enable  $(\overline{OE})$  input and providing the required address on the address lines. Read data is accessible on the I/O lines (I/O<sub>0</sub> through I/O<sub>15</sub>). Byte accesses can be performed by asserting the required byte enable signal (BHE or BLE) to read either the upper byte or the lower byte of data from the specified address location.

All I/Os (I/O<sub>0</sub> through I/O<sub>15</sub>) are placed in a HI-Z state when the device is deselected ( $\overrightarrow{CE}$  HIGH), or control signals are de-asserted ( $\overrightarrow{OE}$ , BLE, BHE).

The logic block diagram is on page 2.

## Product Portfolio

|            |   |              |                           |       | Power Dissipation         |                        |                                |       |  |
|------------|---|--------------|---------------------------|-------|---------------------------|------------------------|--------------------------------|-------|--|
| Product    | Features and Options                            | Banga        |                           | Speed | Operating                 | g I <sub>CC</sub> (mA) | Standby                        | I (A) |  |
| Product    | (see Pin Configuration –<br>CY62146G on page 4) | Range        | V <sub>CC</sub> Range (V) | (ns)  | f = f <sub>max</sub>      |                        | Standby, I <sub>SB2</sub> (µA) |       |  |
|            |   |              |                           |       | <b>Typ</b> <sup>[2]</sup> | Max                    | <b>Typ</b> <sup>[2]</sup>      | Мах   |  |
| CY62146G30 | Single Chip Enable                              | Automotive-A | 2.2 V–3.6 V               | 45    | 15                        | 20                     | 3.5                            | 8.7   |  |
| CY62146G   |   |              | 4.5 V–5.5 V               |       |                           |                        |                                |       |  |

Notes


1. This device does not support automatic write-back on error detection.

2. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = 3 V (for V<sub>CC</sub> range of 2.2 V–3.6 V) and V<sub>CC</sub> = 5 V (for V<sub>CC</sub> range of 4.5 V–5.5 V), T<sub>A</sub> = 25 °C.

**Cypress Semiconductor Corporation** Document Number: 002-03594 Rev. \*C 198 Champion Court



## Logic Block Diagram – CY62146G





## Contents

| Pin Configuration – CY62146G   | 4  |
|--------------------------------|----|
| Maximum Ratings                | 5  |
| Operating Range                |    |
| DC Electrical Characteristics  | 5  |
| Capacitance                    | 7  |
| Thermal Resistance             |    |
| AC Test Loads and Waveforms    | 7  |
| Data Retention Characteristics | 8  |
| Data Retention Waveform        | 8  |
| AC Switching Characteristics   | 9  |
| Switching Waveforms            | 10 |
| Truth Table – CY62146G         |    |
| Ordering Information           |    |

| Ordering Code Definitions               | 15 |
|---|----|
| Package Diagrams                        | 16 |
| Acronyms                                | 17 |
| Document Conventions                    | 17 |
| Units of Measure                        |    |
| Document History Page                   |    |
| Sales, Solutions, and Legal Information | 19 |
| Worldwide Sales and Design Support      | 19 |
| Products                                |    |
| PSoC®Solutions                          |    |
| Cypress Developer Community             | 19 |
| Technical Support                       | 19 |
|   |    |



#### Pin Configuration – CY62146G

Figure 1. 44-pin TSOP II pinout – CY62146G <sup>[3]</sup>

| ,             |    |             |    |       |
|---------------|----|-------------|----|-------|
| A4 <b>□</b>   | •1 | $\bigcirc$  | 44 | A5    |
| A3 <b>=</b>   | 2  |             | 43 | • A6  |
| A2=           | 3  |             | 42 | A7    |
| A1 <b>=</b>   | 4  |             | 41 | /OE   |
| A0 <b>=</b>   | 5  |             | 40 | I/BHE |
| /CE1          | 6  |             | 39 | I/BLE |
| I/O0 <b>=</b> | 7  |             | 38 | I/O15 |
| I/O1 <b>⊟</b> | 8  |             | 37 | I/O14 |
| I/O2 <b>≡</b> | 9  |             | 36 | I/O13 |
| I/O3 <b>⊟</b> | 10 |             | 35 | I/O12 |
| VCC=          | 11 |             | 34 | VSS   |
| VSS■          | 12 | 44- TSOP-II | 33 | VCC   |
| I/O4 <b>■</b> | 13 |             | 32 | I/O11 |
| I/O5 <b>=</b> | 14 |             | 31 | I/O10 |
| I/O6 <b>=</b> | 15 |             | 30 | I/O9  |
| I/O7 <b>⊟</b> | 16 |             | 29 | I/O8  |
| /WE <b>=</b>  | 17 |             | 28 | NC    |
| A17 <b>=</b>  | 18 |             | 27 | • A8  |
| A16🗖          | 19 |             | 26 | • A9  |
| A15 <b>=</b>  | 20 |             | 25 | A10   |
| A14 <b>=</b>  | 21 |             | 24 | A11   |
| A13 <b>=</b>  | 22 |             | 23 | A12   |

Note
 3. NC pins are not connected internally to the die and are typically used for address expansion to a higher-density device. Refer to the respective datasheets for pin configuration.



## **Maximum Ratings**

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested.

| Storage temperature  | . –65 °C to + 150 °C             |
|--|----------------------------------|
| Ambient temperature with power applied                           | .–55 °C to + 125 °C              |
| Supply voltage to ground potential <sup>[4]</sup> (              | 0.3 V to V <sub>CC</sub> + 0.3 V |
| DC voltage applied to outputs<br>in HI-Z state <sup>[4]</sup> –0 | 0.3 V to V <sub>CC</sub> + 0.3 V |

| DC input voltage <sup>[4]</sup> –0.3 V to V <sub>CC</sub> + 0.3 V |   |
|---|---|
| Output current into outputs (in low state) 20 mA                  |   |
| Static discharge voltage<br>(MIL-STD-883, Method 3015) >2001 V    | , |
| Latch-up current>140 mA   |   |

## **Operating Range**

| Grade        | Ambient Temperature | V <sub>cc</sub> |
|--------------|---------------------|-----------------|
| Automotive-A | –40 °C to +85 °C    | 2.2 V to 3.6 V  |
|              |                     | 4.5 V to 5.5 V  |

## **DC Electrical Characteristics**

Over the operating range

| Demonstern      | Description               |  | Test Oand  |                      | 45 ns (                  | Automo | otive-A)                             | l lució |
|-----------------|---------------------------|--|--|----------------------|--------------------------|--------|--------------------------------------|---------|
| Parameter       |                           |  | Test Conditions                                  |                      | Min                      | Тур    | Max                                  | Unit    |
| V <sub>OH</sub> | Output HIGH               | 2.2 V to 2.7 V                                 | $V_{\rm CC}$ = Min, $I_{\rm OH}$ = -0.1          | mA                   | 2                        | -      | -                                    | V       |
|                 | voltage                   | 2.7 V to 3.6 V                                 | $V_{\rm CC}$ = Min, $I_{\rm OH}$ = -1.0          | ) mA                 | 2.4                      | -      | -                                    |         |
|                 |                           | 4.5 V to 5.5 V                                 | $V_{CC} = Min, I_{OH} = -1.0$                    | ) mA                 | 2.4                      | _      | _                                    |         |
|                 |                           | 4.5 V to 5.5 V                                 | V <sub>CC</sub> = Min, I <sub>OH</sub> = -0.1    | mA                   | $V_{\rm CC} - 0.5^{[5]}$ | -      | _                                    |         |
| V <sub>OL</sub> | Output LOW                | 2.2 V to 2.7 V                                 | V <sub>CC</sub> = Min, I <sub>OL</sub> = 0.1 r   | mA                   | _                        | -      | 0.4                                  | V       |
|                 | voltage                   | 2.7 V to 3.6 V                                 | V <sub>CC</sub> = Min, I <sub>OL</sub> = 2.1 r   | mA                   | _                        | -      | 0.4                                  |         |
|                 | 4.5 V to 5.5 V            | V <sub>CC</sub> = Min, I <sub>OL</sub> = 2.1 r | mA   | _                    | -                        | 0.4    |                                      |         |
| V <sub>IH</sub> | Input HIGH                | 2.2 V to 2.7 V                                 | -  |                      | 1.8                      | -      | V <sub>CC</sub> + 0.3 <sup>[4]</sup> | V       |
|                 | voltage                   | 2.7 V to 3.6 V                                 | _  |                      | 2                        | -      | V <sub>CC</sub> + 0.3 <sup>[4]</sup> |         |
|                 |                           | 4.5 V to 5.5 V                                 | _  |                      | 2.2                      | -      | V <sub>CC</sub> + 0.5 <sup>[4]</sup> |         |
| V <sub>IL</sub> | Input LOW                 | 2.2 V to 2.7 V                                 | -  |                      | -0.3 <sup>[4]</sup>      | -      | 0.6                                  | V       |
|                 | voltage                   | 2.7 V to 3.6 V                                 | _  |                      | -0.3 <sup>[4]</sup>      | -      | 0.8                                  |         |
|                 |                           | 4.5 V to 5.5 V                                 | _  |                      | -0.5 <sup>[4]</sup>      | _      | 0.8                                  |         |
| I <sub>IX</sub> | Input leakage             | current  | $GND \le V_{IN} \le V_{CC}$                      |                      | -1                       | -      | +1                                   | μA      |
| I <sub>OZ</sub> | Output leakage            | e current                                      | $GND \le V_{OUT} \le V_{CC},$<br>Output disabled |                      | -1                       | Ι      | +1                                   | μA      |
| I <sub>CC</sub> | V <sub>CC</sub> operating | supply current                                 | Max V <sub>CC</sub> ,                            | f = f <sub>MAX</sub> | -                        | 15     | 20                                   | mA      |
|                 |                           |  | I <sub>OUT</sub> = 0 mA,<br>CMOS levels          | f = 1 MHz            | -                        | 3.5    | 6                                    |         |

Note 4.  $V_{IL(min)} = -2.0 \text{ V}$  and  $V_{IH(max)} = V_{CC} + 2 \text{ V}$  for pulse durations of less than 20 ns. 5. This parameter is guaranteed by design and not tested.



#### DC Electrical Characteristics (continued)

#### Over the operating range

| Parameter                       | Description  | Test Conditions  | 45 ns (Automotive-A) |     |     | Unit |
|---------------------------------|--|--|----------------------|-----|-----|------|
| Falameter                       | Description  | Test conditions  | Min                  | Тур | Мах | Unit |
| I <sub>SB1</sub> <sup>[6]</sup> | current – CMOS inputs;<br>V <sub>CC</sub> = 2.2 V to 3.6 V and 4.5 V to 5.5 V                    | $\label{eq:cell} \begin{split} \overline{CE}_1 &\geq V_{CC} - 0.2 \ V \ \text{or} \ CE_2 &\leq 0.2 \ V \\ V_{\text{IN}} &\geq V_{CC} - 0.2 \ V \ \text{or} \ V_{\text{IN}} &\leq 0.2 \ V, \\ f &= f_{\text{max}} \ (\text{address and data only}), \\ f &= 0 \ (\overline{OE}, \ \overline{WE}, \ \overline{BHE}, \ \text{and} \ \overline{BLE}), \\ Max \ V_{CC} \end{split}$ | _                    | 3.5 | 8.7 | μΑ   |
| I <sub>SB2</sub> <sup>[6]</sup> | Automatic power down<br>current – CMOS inputs<br>$V_{CC}$ = 2.2 V to 3.6 V and 4.5 V to<br>5.5 V | $\begin{split} &\overline{\text{CE}}_1 \geq \text{V}_{\text{CC}} - 0.2 \text{ V or } \text{CE}_2 \leq 0.2 \text{ V} \\ &\text{V}_{\text{IN}} \geq \text{V}_{\text{CC}} - 0.2 \text{ V or } \text{V}_{\text{IN}} \leq 0.2 \text{ V}, \\ &\text{f} = 0, \text{ Max } \text{V}_{\text{CC}} \end{split}$   | _                    | 3.5 | 8.7 | μA   |



## Capacitance

| Parameter <sup>[7]</sup> | Description        | Test Conditions  | Max | Unit |
|--------------------------|--------------------|--|-----|------|
| C <sub>IN</sub>          | Input capacitance  | $T_A = 25 \text{ °C}, f = 1 \text{ MHz}, V_{CC} = V_{CC(typ)}$ | 10  | pF   |
| C <sub>OUT</sub>         | Output capacitance |  | 10  | pF   |

#### **Thermal Resistance**

| Parameter [7] | Description                                 | Test Conditions  | 44-pin TSOP II | Unit |
|---------------|---|--|----------------|------|
| JA            | Thermal resistance<br>(junction to ambient) | Still air, soldered on a $3 \times 4.5$ inch, four-layer printed circuit board | 66.82          | °C/W |
| - 30          | Thermal resistance<br>(junction to case)    |  | 15.97          | °C/W |

#### AC Test Loads and Waveforms





Figure 2. AC Test Loads and Waveforms<sup>[8]</sup>



| Parameters      | 2.5 V | 3.0 V | Unit |
|-----------------|-------|-------|------|
| R1              | 16667 | 1103  | Ω    |
| R2              | 15385 | 1554  | Ω    |
| R <sub>TH</sub> | 8000  | 645   | Ω    |
| V <sub>TH</sub> | 1.20  | 1.75  | V    |

- 7. Tested initially and after any design or process changes that may affect these parameters. 8. Full-device operation requires linear V<sub>CC</sub> ramp from V<sub>DR</sub> to V<sub>CC(min)</sub>  $\ge$  100 µs or stable at V<sub>CC(min)</sub>  $\ge$  100 µs.




#### **Data Retention Characteristics**

#### Over the Operating range

| Parameter                             | Description                          | Conditions (Automotive-A)  | Min | <b>Typ</b> <sup>[9]</sup> | Max | Unit |
|---------------------------------------|--------------------------------------|--|-----|---------------------------|-----|------|
| V <sub>DR</sub>                       | V <sub>CC</sub> for data retention   | _  | 1   | -                         | -   | V    |
| I <sub>CCDR</sub> <sup>[10, 11]</sup> | Data retention current               | Vcc = 1.2 V  | -   | -                         | 13  | μA   |
|                                       |                                      | $\label{eq:cell} \begin{split} \overline{CE}_1 &\geq V_{CC} - 0.2 \text{ V or } CE_2 \leq 0.2 \text{ V}, \\ V_{IN} &\geq V_{CC} - 0.2 \text{ V or } V_{IN} \leq 0.2 \text{ V} \end{split}$ |     |                           |     |      |
| t <sub>CDR</sub> <sup>[12]</sup>      | Chip deselect to data retention time | _  | 0   | -                         | -   | ns   |
| t <sub>R</sub> <sup>[12, 13]</sup>    | Operation recovery time              | _  | 45  | _                         | -   | ns   |

#### **Data Retention Waveform**





#### Notes

- 9. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = 3 V (for V<sub>CC</sub> range of 2.2 V–3.6 V) and V<sub>CC</sub> = 5 V (for V<sub>CC</sub> range of 4.5 V–5.5 V), T<sub>A</sub> = 25 °C.
- 10. Chip enable ( $\overline{CE}$ ) must be tied to CMOS levels to meet the I<sub>SB1</sub> / I<sub>SB2</sub> / I<sub>CCDR</sub> spec. Other inputs can be left floating.
- 11.  $I_{CCDR}$  is guaranteed only after device is first powered up to  $V_{CC(min)}$  and then brought down to  $V_{DR}$ .
- 12. These parameters are guaranteed by design.

<sup>13.</sup> Full-device operation requires linear  $V_{CC}$  ramp from  $V_{DR}$  to  $V_{CC(min)} \ge 100 \ \mu s$  or stable at  $V_{CC(min)} \ge 100 \ \mu s$ .



## **AC Switching Characteristics**

| Parameter [14]    | Description   | 45  | 45 ns |    |  |
|-------------------|---|-----|-------|----|--|
| Parameter         | Description   | Min |       |    |  |
| Read Cycle        |   |     |       |    |  |
| t <sub>RC</sub>   | Read cycle time   | 45  | -     | ns |  |
| t <sub>AA</sub>   | Address to data valid   | -   | 45    | ns |  |
| t <sub>OHA</sub>  | Data hold from address change   | 10  | -     | ns |  |
| t <sub>ACE</sub>  | $\overline{CE}_1$ LOW and $CE_2$ HIGH to data valid                               | -   | 45    | ns |  |
| t <sub>DOE</sub>  | OE LOW to data valid  | -   | 22    | ns |  |
| t <sub>LZOE</sub> | OE LOW to Low impedance <sup>[15, 16]</sup>                                       | 5   | -     | ns |  |
| t <sub>HZOE</sub> | OE HIGH to HI-Z <sup>[15, 16, 17]</sup>   | -   | 18    | ns |  |
| t <sub>LZCE</sub> | CE <sub>1</sub> LOW and CE <sub>2</sub> HIGH to Low impedance <sup>[15, 16]</sup> | 10  | _     | ns |  |
| t <sub>HZCE</sub> | CE <sub>1</sub> HIGH and CE <sub>2</sub> LOW to HI-Z <sup>[15, 16, 17]</sup>      | -   | 18    | ns |  |
| t <sub>PU</sub>   | CE <sub>1</sub> LOW and CE <sub>2</sub> HIGH to power-up <sup>[16]</sup>          | 0   | _     | ns |  |
| t <sub>PD</sub>   | CE <sub>1</sub> HIGH and CE <sub>2</sub> LOW to power-down <sup>[16]</sup>        | -   | 45    | ns |  |
| t <sub>DBE</sub>  | BLE / BHE LOW to data valid   | -   | 22    | ns |  |
| t <sub>LZBE</sub> | BLE / BHE LOW to Low impedance <sup>[15, 16]</sup>                                | 5   | _     | ns |  |
| t <sub>HZBE</sub> | BLE / BHE HIGH to HI-Z <sup>[15, 16, 17]</sup>                                    | -   | 18    | ns |  |
| Write Cycle [18   | 19]   |     |       | •  |  |
| t <sub>WC</sub>   | Write cycle time  | 45  | -     | ns |  |
| t <sub>SCE</sub>  | $\overline{CE}_1$ LOW and $CE_2$ HIGH to write end                                | 35  | _     | ns |  |
| t <sub>AW</sub>   | Address setup to write end  | 35  | _     | ns |  |
| t <sub>HA</sub>   | Address hold from write end   | 0   | _     | ns |  |
| t <sub>SA</sub>   | Address setup to write start  | 0   | _     | ns |  |
| t <sub>PWE</sub>  | WE pulse width  | 35  | _     | ns |  |
| t <sub>BW</sub>   | BLE / BHE LOW to write end  | 35  | -     | ns |  |
| t <sub>SD</sub>   | Data setup to write end   | 25  | _     | ns |  |
| t <sub>HD</sub>   | Data hold from write end  | 0   | _     | ns |  |
| t <sub>HZWE</sub> | WE LOW to HI-Z <sup>[15, 16, 17]</sup>  | -   | 18    | ns |  |
| t <sub>LZWE</sub> | WE HIGH to Low impedance <sup>[15, 16]</sup>                                      | 10  | -     | ns |  |
|                   |   |     |       |    |  |

Notes

14. Test conditions assume a signal transition time (rise/fall) of 3 ns or less, timing reference levels of 1.5 V (for V<sub>CC</sub> ≥ 3 V) and V<sub>CC</sub>/2 (for V<sub>CC</sub> < 3 V), and input pulse levels of 0 to 3 V (for V<sub>CC</sub> ≥ 3 V) and 0 to V<sub>CC</sub> (for V<sub>CC</sub> < 3 V). Test conditions for the read cycle use output loading shown in AC Test Loads and Waveforms section, unless</p> specified otherwise.


15. At any temperature and voltage condition,  $t_{HZCE}$  is less than  $t_{LZCE}$ ,  $t_{HZBE}$  is less than  $t_{LZBE}$ ,  $t_{HZOE}$  is less than  $t_{LZOE}$ , and  $t_{HZWE}$  is less than  $t_{LZWE}$  for any device. 16. These parameters are guaranteed by design.

17.  $t_{HZOE}$ ,  $t_{HZCE}$ ,  $t_{HZBE}$ , and  $t_{HZWE}$  transitions are measured when the outputs enter a high-impedance state.

18. The internal write time of the memory is defined by the overlap of  $\overline{WE} = V_{IL}$ ,  $\overline{CE}_1 = V_{IL}$ , and  $CE_2 = V_{IH}$ . All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must refer to the edge of the signal that terminates the write. 19. The minimum pulse width in Write Cycle No. 3 (WE Controlled,  $\overline{OE}$  LOW) should be equal to sum of t<sub>SD</sub> and t<sub>HZWE</sub>.



#### **Switching Waveforms**



Notes


20. The device is continuously selected.  $\overline{OE} = V_{IL}$ ,  $\overline{CE} = V_{IL}$ ,  $\overline{BHE}$  or  $\overline{BLE}$  or both =  $V_{IL}$ .

21.  $\overline{\text{WE}}$  is HIGH for Read cycle.

22. Address valid prior to or coincident with  $\overline{CE}$  LOW transition.




#### Switching Waveforms (continued)




- **Notes** 23. The internal write time of the memory is defined by the overlap of  $\overline{WE} = V_{IL}$ ,  $\overline{CE}_1 = V_{IL}$ ,  $\overline{BHE}$  or  $\overline{BLE}$  or both =  $V_{IL}$ , and  $CE_2 = V_{IH}$ . All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must refer to the edge of the signal that terminates the write.
- 24. Data I/O is in a HI-Z state if  $\overline{CE} = V_{IH}$ , or  $\overline{OE} = V_{IH}$  or  $\overline{BHE}$ , and/or  $\overline{BLE} = V_{IH}$ .



#### Switching Waveforms (continued)





#### Notes

- 25. The internal write time of the memory is defined by the overlap of  $\overline{WE} = V_{IL}$ ,  $\overline{CE}_1 = V_{IL}$ ,  $\overline{BHE}$  or  $\overline{BLE}$  or both =  $V_{IL}$ , and  $CE_2 = V_{IH}$ . All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must refer to the edge of the signal that terminates the write.
- 26. Data I/O is in HI-Z state if  $\overline{CE} = V_{IH}$ , or  $\overline{OE} = V_{IH}$  or  $\overline{BHE}$ , and/or  $\overline{BLE} = V_{IH}$ . 27. The minimum write pulse width for Write Cycle No. 3 (WE Controlled, OE LOW) should be sum of  $t_{HZWE}$  and  $t_{SD}$ .



## Switching Waveforms (continued)




Figure 9. Write Cycle No. 4 (BHE/BLE Controlled) <sup>[28, 29]</sup>

Notes
28. The internal write time of the memory is defined by the overlap of WE = V<sub>IL</sub>, CE<sub>1</sub> = V<sub>IL</sub>, BHE or BLE or both = V<sub>IL</sub>, and CE<sub>2</sub> = V<sub>IH</sub>. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must refer to the edge of the signal that terminates the write.

29. Data I/O is in a HI-Z state if  $\overline{CE} = V_{IH}$ , or  $\overline{OE} = V_{IH}$  or  $\overline{BHE}$ , and/or  $\overline{BLE} = V_{IH}$ .



#### Truth Table – CY62146G


| CE                | WE | OE | BHE | BLE | Inputs/Outputs   | Mode                | Power                      |
|-------------------|----|----|-----|-----|--|---------------------|----------------------------|
| Н                 | Х  | Х  | Х   | Х   | HI-Z   | Deselect/Power-down | Standby (I <sub>SB</sub> ) |
| X <sup>[30]</sup> | Х  | Х  | Н   | Н   | HI-Z   | Output disabled     | Active (I <sub>CC</sub> )  |
| L                 | Н  | L  | L   | L   | Data Out (I/O <sub>0</sub> –I/O <sub>15</sub> )  | Read                | Active (I <sub>CC</sub> )  |
| L                 | н  | L  | Н   | L   | Data Out (I/O <sub>0</sub> –I/O <sub>7</sub> );<br>HI-Z (I/O <sub>8</sub> –I/O <sub>15</sub> ) | Read                | Active (I <sub>CC</sub> )  |
| L                 | н  | L  | L   | Н   | HI-Z (I/O <sub>0</sub> –I/O <sub>7</sub> );<br>Data Out (I/O <sub>8</sub> –I/O <sub>15</sub> ) | Read                | Active (I <sub>CC</sub> )  |
| L                 | Н  | Н  | Х   | Х   | HI-Z   | Output disabled     | Active (I <sub>CC</sub> )  |
| L                 | L  | Х  | L   | L   | Data In (I/O <sub>0</sub> –I/O <sub>15</sub> )   | Write               | Active (I <sub>CC</sub> )  |
| L                 | L  | х  | Н   | L   | Data In (I/O <sub>0</sub> –I/O <sub>7</sub> );<br>HI-Z (I/O <sub>8</sub> –I/O <sub>15</sub> )  | Write               | Active (I <sub>CC</sub> )  |
| L                 | L  | х  | L   | Н   | HI-Z (I/O <sub>0</sub> –I/O <sub>7</sub> );<br>Data In (I/O <sub>8</sub> –I/O <sub>15</sub> )  | Write               | Active (I <sub>CC</sub> )  |



## **Ordering Information**

| Speed<br>(ns) | Voltage<br>Range | Ordering Code      | Package<br>Diagram | Package Type                | Operating<br>Range |
|---------------|------------------|--------------------|--------------------|-----------------------------|--------------------|
| 45            | 2.2 V–3.6 V      | CY62146G30-45ZSXA  | 51-85087           | 44-pin TSOP II              | Automotive-A       |
|               |                  | CY62146G30-45ZSXAT | 51-85087           | 44-pin TSOP II, Tape & Reel |                    |
|               | 4.5 V–5.5 V      | CY62146G-45ZSXA    | 51-85087           | 44-pin TSOP II              |                    |
|               |                  | CY62146G-45ZSXAT   | 51-85087           | 44-pin TSOP II, Tape & Reel |                    |


#### **Ordering Code Definitions**





## **Package Diagrams**

Figure 10. 44-pin TSOP Z44-II Package Outline, 51-85087





## Acronyms

| Acronym | Description                             |
|---------|---|
| BHE     | Byte High Enable                        |
| BLE     | Byte Low Enable                         |
| CE      | Chip Enable                             |
| CMOS    | Complementary Metal Oxide Semiconductor |
| I/O     | Input/Output                            |
| OE      | Output Enable                           |
| SRAM    | Static Random Access Memory             |
| TSOP    | Thin Small Outline Package              |
| VFBGA   | Very Fine-Pitch Ball Grid Array         |
| WE      | Write Enable                            |

## **Document Conventions**

#### **Units of Measure**

| Symbol | Unit of Measure |
|--------|-----------------|
| °C     | degree Celsius  |
| MHz    | megahertz       |
| μA     | microampere     |
| μS     | microsecond     |
| mA     | milliampere     |
| mm     | millimeter      |
| ns     | nanosecond      |
| Ω      | ohm             |
| %      | percent         |
| pF     | picofarad       |
| V      | volt            |
| W      | watt            |



## **Document History Page**

| Rev. | ECN No. | Orig. of<br>Change | Submission<br>Date | Description of Change   |
|------|---------|--------------------|--------------------|---|
| *A   | 5035945 | NILE               | 12/09/2015         | Changed status from Preliminary to Final.   |
| *В   | 5427239 | NILE               | 09/23/2016         | Updated Features:<br>Added "AEC-Q100 qualified".<br>Updated Maximum Ratings:<br>Updated Note 4 (Replaced "2 ns" with "20 ns").<br>Updated DC Electrical Characteristics:<br>Changed minimum value of $V_{OH}$ parameter from 2.2 V to 2.4 V corresponding<br>to Operating Range "2.7 V to 3.6 V" and Test Condition<br>" $V_{CC} = Min, I_{OH} = -1.0 \text{ mA}^{"}$ .<br>Changed minimum value of $V_{IH}$ parameter from 2.0 V to 1.8 V corresponding<br>to Operating Range "2.2 V to 2.7 V".<br>Updated Ordering Information:<br>Updated part numbers.<br>Updated to new template.<br>Completing Sunset Review. |
| *C   | 5975694 | AESATMP8           | 11/24/2017         | Updated logo and Copyright.   |



#### Sales, Solutions, and Legal Information

#### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

#### Products

| ARM <sup>®</sup> Cortex <sup>®</sup> Microcontrollers | cypress.com/arm        |
|---|------------------------|
| Automotive  | cypress.com/automotive |
| Clocks & Buffers                                      | cypress.com/clocks     |
| Interface   | cypress.com/interface  |
| Internet of Things                                    | cypress.com/iot        |
| Memory  | cypress.com/memory     |
| Microcontrollers                                      | cypress.com/mcu        |
| PSoC  | cypress.com/psoc       |
| Power Management ICs                                  | cypress.com/pmic       |
| Touch Sensing   | cypress.com/touch      |
| USB Controllers                                       | cypress.com/usb        |
| Wireless Connectivity                                 | cypress.com/wireless   |

#### **PSoC<sup>®</sup>Solutions**

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6

#### **Cypress Developer Community**

Forums | WICED IOT Forums | Projects | Video | Blogs | Training | Components

#### **Technical Support**

cypress.com/support

© Cypress Semiconductor Corporation, 2015-2017. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

# **Mouser Electronics**

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Cypress Semiconductor: CY62146G30-45ZSXAT CY62146G-45ZSXAT CY62146G30-45ZSXA CY62146G-45ZSXA