## Data Sheet

## FEATURES

Integrated dual-channel RF front end
2-stage LNA and high power silicon SPDT switch
On-chip bias and matching
Single-supply operation
Gain
High gain mode: 33 dB typical at 3.6 GHz
Low gain mode: 16 dB typical at 3.6 GHz
Low noise figure
High gain mode: 1.0 dB typical at 3.6 GHz
Low gain mode: 1.0 dB typical at 3.6 GHz
High isolation
RXOUT-CHA and RXOUT-CHB: 45 dB typical
TERM-CHA and TERM-CHB: 60 dB typical
Low insertion loss: 0.45 dB typical at 3.6 GHz
High power handling at $\mathrm{T}_{\text {CASE }}=105^{\circ} \mathrm{C}$ Full lifetime

LTE average power ( 9 dB PAR): 43 dBm
High OIP3 (high gain mode): $\mathbf{3 2} \mathbf{d B m}$ typical
Power-down mode and low gain mode for LNA
Low supply current
High gain mode: 86 mA typical at 5 V
Low gain mode: 36 mA typical at 5 V
Power-down mode: 12 mA typical at 5 V
Positive logic control
$6 \mathrm{~mm} \times 6 \mathrm{~mm}, 40$-lead LFCSP
Pin compatible with the ADRF5545A, 10 W version

## APPLICATIONS

Wireless infrastructure
TDD massive multiple input and multiple output and active antenna systems
TDD-based communication systems

## GENERAL DESCRIPTION

The ADRF5515 is a dual-channel, integrated RF, front-end, multichip module designed for time division duplexing (TDD) applications. The device operates from 3.3 GHz to 4.0 GHz . The ADRF5515 is configured in dual channels with a cascading, two-stage, LNA and a high power silicon SPDT switch.
In high gain mode, the cascaded two-stage LNA and switch offer a low noise figure of 1.0 dB and a high gain of 33 dB at 3.6 GHz with an output third-order intercept point (OIP3) of 32 dBm (typical). In low gain mode, one stage of the two-stage LNA is in bypass, providing 16 dB of gain at a lower current of 36 mA . In power-down mode, the LNAs are turned off and the device draws 12 mA .

## TABLE OF CONTENTS

Features .....  1
Applications .....  1
General Description ..... 1
Functional Block Diagram ..... 1
Revision History ..... 2
Specifications ..... 3
Electrical Specifications ..... 3
Absolute Maximum Ratings ..... 5
Thermal Resistance ..... 5
Electrostatic Discharge (ESD) Ratings .....  5
ESD Caution ..... 5
Pin Configuration and Function Descriptions ..... 6
Interface Schematics .....  7
Typical Performance Characteristics .....  8
Receive Operation, High Gain Mode .....  8
Receive Operation, Low Gain Mode ..... 10
Transmit Operation ..... 12
Theory of Operation ..... 13
Signal Path Select. ..... 13
Biasing Sequence ..... 13
Applications Information ..... 14
Outline Dimensions ..... 15
Ordering Guide ..... 15

## REVISION HISTORY

## 11/2020—Revision 0: Initial Version

## SPECIFICATIONS

## ELECTRICAL SPECIFICATIONS

VDD1-CHA, VDD1-CHB, VDD2-CHA, VDD2-CHB, and SWVDD-CHAB $=5 \mathrm{~V}$, SWCTRL-CHAB $=0 \mathrm{~V}$ or SWVDD-CHAB, $\mathrm{BP}-\mathrm{CHA}=\mathrm{VDD} 1-\mathrm{CHA}$ or $0 \mathrm{~V}, \mathrm{BP}-\mathrm{CHB}=\mathrm{VDD} 1-\mathrm{CHB}$ or $0 \mathrm{~V}, \mathrm{PD}-\mathrm{CHAB}=0 \mathrm{~V}$ or VDD1-CHA, $\mathrm{T}_{\mathrm{CASE}}=25^{\circ} \mathrm{C}$, and $50 \Omega$ system, unless otherwise noted.

Table 1.

| Parameter | Test Conditions/Comments | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| FREQUENCY RANGE |  | 3.3 |  | 4.0 | GHz |
| GAIN ${ }^{1}$ <br> High Gain Mode Low Gain Mode | Receive operation at 3.6 GHz |  | $\begin{aligned} & 33 \\ & 16 \end{aligned}$ |  | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \end{aligned}$ |
| GAIN FLATNESS High Gain Mode Low Gain Mode | Receive operation in any 100 MHz bandwidth |  | $\begin{aligned} & 0.6 \\ & 0.2 \end{aligned}$ |  | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \end{aligned}$ |
| NOISE FIGURE ${ }^{1}$ High Gain Mode Low Gain Mode | Receive operation at 3.6 GHz |  | $\begin{aligned} & 1.0 \\ & 1.0 \end{aligned}$ |  | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \end{aligned}$ |
| OUTPUT THIRD-ORDER INTERCEPT POINT (OIP3) ${ }^{1}$ <br> High Gain Mode <br> Low Gain Mode | Receive operation, two-tone output power $=8 \mathrm{dBm}$ per tone at 1 MHz tone spacing |  | $\begin{aligned} & 32 \\ & 29 \end{aligned}$ |  | $\begin{aligned} & \mathrm{dBm} \\ & \mathrm{dBm} \end{aligned}$ |
| OUTPUT 1 dB COMPRESSION (OP1dB) High Gain Mode Low Gain Mode |  |  | $\begin{aligned} & 18 \\ & 15 \end{aligned}$ |  | dBm <br> dBm |
| INSERTION LOSS ${ }^{1}$ | Transmit operation at 3.6 GHz |  | 0.45 |  | dB |
| Channel to Channel Isolation ${ }^{1}$ Between RXOUT-CHA AND RXOUT-CHB Between TERM-CHA AND TERM-CHB | At 3.6 GHz <br> Receive operation <br> Transmit operation |  | $\begin{aligned} & 45 \\ & 60 \end{aligned}$ |  | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \end{aligned}$ |
| SWITCH ISOLATION <br> ANT-CHA to TERM-CHA and ANT-CHB to TERM-CHB ${ }^{1}$ | Transmit operation, PD-CHAB $=0 \mathrm{~V}$ |  | 18.5 |  | dB |
| SWITCHING CHARACTERISTICS (tos, toff) | $50 \%$ control voltage to $90 \%, 10 \%$ of RXOUT-CHA or RXOUT-CHB in receive operation $50 \%$ control voltage to $90 \%, 10 \%$ of TERM-CHA or TERM-CHB in transmit operation |  | $\begin{aligned} & 600 \\ & 595 \end{aligned}$ |  | ns ns |
| RECOMMENDED OPERATING CONDITIONS <br> Supply Voltage (VDD) Range <br> Control Voltage Range RF Input Power At ANT-CHA, ANT-CHB <br> At ANT-CHA, ANT-CHB | VDD1-CHA, VDD1-CHB, VDD2-CHA, VDD2-CHB, SWVDD-CHAB <br> SWCTRL-CHAB, BP-CHA, BP-CHB, PD-CHAB <br> SWCTRL-CHAB $=5 \mathrm{~V}, \mathrm{~T}_{\text {CASE }}=105^{\circ} \mathrm{C}$ <br> $\mathrm{PD}-\mathrm{CHAB}=5 \mathrm{~V}, \mathrm{BP}-\mathrm{CHA}=\mathrm{BP}-\mathrm{CHB}=0 \mathrm{~V}$ <br> 9 dB PAR LTE full lifetime average <br> 7 dB PAR LTE single event ( $<10 \mathrm{sec}$ ) average ${ }^{1}$ <br> PD-CHAB $=0 \mathrm{~V}$, $\mathrm{BP}-\mathrm{CHA}=\mathrm{BP}-\mathrm{CHB}=0 \mathrm{~V}$ <br> 9 dB PAR LTE full lifetime average | 4.75 | 5 | 5.25 <br> VDD <br> 43 <br> 46 <br> 31 | V <br> V <br> dBm <br> dBm <br> dBm |

## ADRF5515

| Parameter | Test Conditions/Comments | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| At ANT-CHA, ANT-CHB <br> $\mathrm{T}_{\text {CASE R }}$ Range ${ }^{2}$ <br> Junction Temperature at Maximum TCASE | $\mathrm{PD}-\mathrm{CHAB}=0 \mathrm{~V}, \mathrm{BP}-\mathrm{CHA}=\mathrm{BP}-\mathrm{CHB}=5 \mathrm{~V}$ <br> 9 dB PAR LTE full lifetime average, 3.3 GHz to 4.0 GHz <br> 7 dB PAR LTE single event ( $<10 \mathrm{sec}$ ) average ${ }^{1}$ <br> Receive operation ${ }^{3}$ <br> Transmit operation ${ }^{3}$ | -40 |  | $\begin{aligned} & 43 \\ & 46 \\ & +105 \\ & \\ & 132 \\ & 134 \end{aligned}$ | dBm <br> dBm <br> ${ }^{\circ} \mathrm{C}$ <br> ${ }^{\circ} \mathrm{C}$ <br> ${ }^{\circ} \mathrm{C}$ |
| DIGITAL INPUT SWCTRL-CHAB, PD-CHAB Low $\left(\mathrm{V}_{\mathrm{IL}}\right)$ High $\left(\mathrm{V}_{\mathrm{H}}\right)$ BP-CHA, BP-CHB Low $\left(\mathrm{V}_{\mathrm{IL}}\right)$ High $\left(\mathrm{V}_{\mathrm{HH}}\right)$ |  | $\begin{aligned} & 0 \\ & 1.4 \\ & 0 \\ & 1.0 \end{aligned}$ |  | $\begin{aligned} & 0.7 \\ & V_{D D} \\ & \\ & 0.3 \\ & V_{D D} \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \end{aligned}$ |
| SUPPLY CURRENT (IDD) <br> High Gain Mode <br> Low Gain Mode <br> Power-Down Mode <br> Transmitter Current (Switch) | VDD1-CHx and VDD2-CHx $=5 \mathrm{~V}$ per channel $\text { SWVDD-CHAB }=5 \mathrm{~V}$ |  | $\begin{aligned} & 86 \\ & 36 \\ & 12 \\ & 1.3 \end{aligned}$ |  | mA <br> mA <br> mA <br> mA |
| DIGITAL INPUT CURRENTS <br> SWCTRL-CHAB <br> PD-CHAB <br> BP-CHA, BP-CHB | SWCTRL-CHAB, PD-CHAB, BP-CHA, BP-CHB = 5 V per channel |  | $\begin{aligned} & 0.084 \\ & 0.19 \\ & 0.19 \end{aligned}$ |  | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \\ & \mathrm{~mA} \end{aligned}$ |

[^0]
## ABSOLUTE MAXIMUM RATINGS

Table 2.

| Parameter | Rating |
| :--- | :--- |
| Supply Voltage (VDD) <br> VDD1-CHA, VDD1-CHB, VDD2-CHA, <br> and VDD2-CHB | 7 V |
| SWVDD-CHAB | 5.4 V |
| Digital Control Input Voltage |  |
| SWCTRL-CHAB | -0.3 V to V $\mathrm{VD}+0.3 \mathrm{~V}$ |
| BP-CHA, BP-CHB, and PD-CHAB | -0.3 V to VDD +0.3 V |
| Digital Control Input Current <br> BP-CHA, BP-CHB, PD-CHAB, and <br> SWCTRL-CHAB | 20 mA |
| RF Input Power |  |
| Transmit Input Power (LTE Peak, <br> 9 dB PAR) | 53 dBm |
| Receive Input Power (LTE Peak, | 25 dBm |
| $\quad$ 9 dB PAR) |  |
| Temperature <br> Storage Range <br> Reflow | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

## THERMAL RESISTANCE

Thermal performance is directly linked to printed circuit board (PCB) design and operation environment. Careful attention to PCB thermal design is required.
$\theta_{\mathrm{JC}}$ is the junction to case bottom (channel to package bottom) thermal resistance.

Table 3. Thermal Resistance

| Package Type | $\boldsymbol{\theta}_{\text {sc }}$ | Unit |
| :--- | :--- | :--- |
| CP-40-15 |  |  |
| High Gain Mode | 30 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| Low Gain Mode | 36 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| Power-Down Mode | 6 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

## ELECTROSTATIC DISCHARGE (ESD) RATINGS

The following ESD information is provided for handling of ESD sensitive devices in an ESD protected area only.
Human body model (HBM) per ANSI/ESDA/JEDEC JS-001.
Charged device model (CDM) per ANSI/ESDA/JEDEC JS-002.

## ESD Ratings for ADRF5515

Table 4. ADRF5515, 40-Lead LFCSP

| ESD Model | Withstand Threshold | Class |
| :--- | :--- | :--- |
| HBM | 1 kV | 1 C |
| CDM | 750 V |  |

## ESD CAUTION

|  | ESD (electrostatic discharge) sensitive device. <br> Charged devices and circuit boards can discharge <br> without detection. Although this product features <br> patented or proprietary protection circuitry, damage <br> may occur on devices subjected to high energy ESD. <br> Therefore, proper ESD precautions should be taken to <br> avoid performance degradation or loss of functionality. |
| :--- | :--- |

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



Figure 2. Pin Configuration
Table 5. Pin Function Descriptions

| Pin No. | Mnemonic | Description |
| :---: | :---: | :---: |
| $\begin{aligned} & 1,2,4,7,9 \text { to } 11,15,16,21,23, \\ & 28,30,35,36,40 \end{aligned}$ | GND | Ground. |
| 3 | ANT-CHA | RF Input to Channel A. The ANT-CHA pin is ac-coupled to 0 V and matched to $50 \Omega$. Matching and a dc blocking capacitor are not required. |
| 5 | SWCTRL-CHAB | Control Voltage for Switches on Channel A and Channel B. |
| 6 | SWVDD-CHAB | Supply Voltage for Switches on Channel A and Channel B. |
| 8 | ANT-CHB | RF Input to Channel B. The ANT-CHB pin is ac-coupled to 0 V and matched to $50 \Omega$. Matching and a dc blocking capacitor are not required. |
| 12 | TERM-CHB | Termination Output for Channel B. The TERM-CHB pin is the transmitter path for Channel B. The TERM-CHB pin is ac-coupled to 0 V and matched to $50 \Omega$. No matching and dc blocking capacitor required. |
| $13,14,18,19,25,32,33,37,38$ | NIC | Not Internally Connected. It is recommended to connect NIC to the RF ground of the PCB. |
| 17 | VDD1-CHB | Supply Voltage for Stage 1 LNA on Channel B. |
| 20 | VDD2-CHB | Supply Voltage for Stage 2 LNA on Channel B. |
| 22 | RXOUT-CHB | Receiver Output. The RXOUT-CHB pin is the receiver path for Channel B. The RXOUTCHB pin is ac matched to $50 \Omega$. No matching component is required. A dc blocking capacitor is required. |
| 24 | BP-CHB | Bypass Second Stage LNA of Channel B. |
| 26 | PD-CHAB | Power-Down All Stages of LNA for Channel A and Channel B. |
| 27 | BP-CHA | Bypass Second Stage LNA of Channel A. |
| 29 | RXOUT-CHA | Receiver Output. The RXOUT-CHA pin is the receiver path for Channel A. The RXOUTCHA pin is ac matched to $50 \Omega$. No matching component is required. A dc blocking capacitor is required. |
| 31 | VDD2-CHA | Supply Voltage for Stage 2 LNA on Channel A. |
| 34 | VDD1-CHA | Supply Voltage for Stage 1 LNA on Channel A. |
| 39 | TERM-CHA | Termination Output for Channel A. The TERM-CHA pin is the transmitter path for Channel A. The TERM-CHA pin is ac-coupled to 0 V and matched to $50 \Omega$. No matching and dc blocking capacitor required. |
|  | EPAD | Exposed Pad. The exposed pad must be connected to RF or dc ground. |

Data Sheet ADRF5515

## INTERFACE SCHEMATICS



Figure 3. GND Interface


Figure 4. RXOUT-CHx Interface


Figure 5. VDD1-CHx, VDD2-CHx Interface


Figure 6. PD-CHAB, BP-CHx Interface


Figure 7. SWCTRL-CHAB, SWVDD-CHAB Interface

## TYPICAL PERFORMANCE CHARACTERISTICS

## RECEIVE OPERATION, HIGH GAIN MODE



Figure 8. Gain vs. Frequency at Various Temperatures


Figure 9. Input/Output Return Loss vs. Frequency at Various Temperatures


Figure 10. Noise Figure vs. Frequency at Various Temperatures


Figure 11. Gain vs. Frequency at Various Temperatures, 3.3 GHz to 4.2 GHz


Figure 12. Channel to Channel Isolation vs. Frequency


Figure 13. Output IP3 vs. Frequency at Various Temperatures, 8 dBm Output Tone Power

## Data Sheet



Figure 14. Output IP3 vs. Output Power at Various Temperatures, 3.6 GHz


Figure 15. Output P1dB vs. Frequency at Various Temperatures

## RECEIVE OPERATION, LOW GAIN MODE



Figure 16. Gain vs. Frequency at Various Temperatures


Figure 17. Input/Output Return Loss vs. Frequency at Various Temperatures


Figure 18. Gain vs. Frequency at Various Temperatures, 3.3 GHz to 4.2 GHz


Figure 19. Channel to Channel Isolation vs. Frequency


Figure 20. Noise Figure vs. Frequency at Various Temperatures


Figure 22. Output P1dB vs. Frequency at Various Temperatures


Figure 21. Output IP3 vs. Frequency at Various Temperatures, -10 dBm Output Tone Power

## TRANSMIT OPERATION



Figure 23. Insertion Loss vs. Frequency at Various Temperatures


Figure 24. Input/Output Return Loss vs. Frequency at Various Temperatures


Figure 25. Isolation Between TERM-CHA to TERM-CHB vs. Frequency


Figure 26. Antenna to Termination Isolation vs. Frequency at Various Temperatures, LNA On

## THEORY OF OPERATION

The ADRF5515 requires a positive supply voltage applied to VDD1-CHA, VDD2-CHA, VDD1-CHB, VDD2-CHB, and SWVDD-CHAB. Use bypassing capacitors on the supply lines to filter noise and use $300 \Omega$ series resistors on the BP-CHx and PD-CHAB digital control pins for glitch and overcurrent protection.

## SIGNAL PATH SELECT

The ADRF5515 supports transmit operations when 5 V is applied to SWCTRL-CHAB. In transmit operation, when an RF input is applied to ANT-CHA and ANT-CHB, the signal paths are connected from ANT-CHA to TERM-CHA and from ANT-CHB to TERM-CHB.
The ADRF5515 supports receive operations when 0 V is applied to SWCTRL-CHAB. In receive operation, an RF input applied at ANT-CHA and ANT-CHB connects ANT-CHA to RXOUT-CHA and ANT-CHB to RXOUT-CHB.

## Transmit Operation

The ADRF5515 supports insertion loss mode and isolation mode when in transmit operation, that is, when SWCTRLCHAB $=5 \mathrm{~V}$. As detailed in Table 7, with PD-CHAB set to 5 V and BP-CHA or BP-CHB set to 0 V , insertion loss mode is selected. Under the same circumstances, isolation mode is selected by applying 0 V to $\mathrm{PD}-\mathrm{CHAB}$.

## Receive Operation

The ADRF5515 supports high gain mode, low gain mode, power-down high isolation mode, and power-down low isolation mode in receive operation, as detailed in Table 7.

When 0 V is applied to PD-CHAB, the LNA is powered up and the user can select high gain mode or low gain mode. To select high gain mode, apply 0 V to $\mathrm{BP}-\mathrm{CHA}$ or BP-CHB. To select low gain mode, apply 5 V to BP-CHA or BP-CHB.
When 5 V is applied to PD-CHAB, the ADRF5515 enters power-down mode. To select power-down high isolation mode, apply 0 V to BP-CHA or BP-CHB. To select power-down low isolation mode, apply 5 V to BP-CHA or BP-CHB.

## BIASING SEQUENCE

To bias up the ADRF5515, perform the following steps:

1. Connect GND to ground.
2. Bias up VDD1-CHA, VDD2-CHA, VDD1-CHB, VDD2 CHB, and SWVDD-CHAB.
3. Bias up SWCTRL-CHAB.
4. Bias up PD-CHAB.
5. Bias up BP-CHA and BP-CHB.
6. Apply an RF input signal.

To bias down, perform these steps in the reverse order.

Table 6. Truth Table: Signal Path

| SWCTRL-CHAB | Signal Path Select |  |
| :--- | :--- | :--- |
|  | Transmit Operation ${ }^{1}$ | Receive Operation |
| Low | Off | On |
| High | On | Off |

${ }^{1}$ See the signal path descriptions in Table 6.

Table 7. Truth Table: Operation, SWCTRL-CHAB = Low

| Operation | PD-CHAB | BP-CHA, BP-CHB | Signal Path |
| :--- | :--- | :--- | :--- |
| Receive Operation |  |  |  |
| High Gain Mode | Low | Low |  |
| Low Gain Mode | Low | High |  |
| Power-Down High Isolation Mode | High | Low |  |
| Power-Down Low Isolation Mode | High | High |  |

## APPLICATIONS INFORMATION

To generate the evaluation PCB used in a typical application circuit (see the ADRF5515-EVALZ user guide for more information), use proper RF circuit design techniques. Signal lines at the RF port must have a $50 \Omega$ impedance, and the package ground leads and the backside ground slug must connect directly to the ground plane. Use $300 \Omega$ series resistors
on the BP-CHx and PD-CHAB digital control pins for glitch and overcurrent protection. The evaluation board shown in Figure 27 is available from Analog Devices, Inc., on request. See the ADRF5515-EVALZ user guide for additional information on the evaluation board.


Figure 27. ADRF5515-EVALZ Evaluation Board

## OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MO-220-VJJD-5
Figure 28. 40-Lead Lead Frame Chip Scale Package [LFCSP]
$6 \mathrm{~mm} \times 6 \mathrm{~mm}$ Body and 0.95 mm Package Height (CP-40-15)
Dimensions shown in millimeters

## ORDERING GUIDE

| Model $^{1}$ | Temperature Range | Package Description | Package Option |
| :--- | :--- | :--- | :--- |
| ADRF5515BCPZN | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 40 -Lead Lead Frame Chip Scale Package [LFCSP] | CP-40-15 |
| ADRF5515BCPZN-R7 | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 40 -Lead Lead Frame Chip Scale Package [LFCSP] | CP-40-15 |
| ADRF5515BCPZN-RL | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 40 -Lead Lead Frame Chip Scale Package [LFCSP] | CP-40-15 |
| ADRF5515-EVALZ |  | Evaluation Board |  |

${ }^{1} \mathrm{Z}=$ RoHS Compliant Part.

# Mouser Electronics 

Authorized Distributor

Click to View Pricing, Inventory, Delivery \& Lifecycle Information:

Analog Devices Inc.:
ADRF5515BCPZN ADRF5515BCPZN-R7 ADRF5515BCPZN-RL


[^0]:    ${ }^{1}$ Peak power $>53 \mathrm{dBm}$ has not been evaluated.
    ${ }^{2}$ Measured at the exposed pad.
    ${ }^{3}$ See Table 5 and Table 6.

