

50 V, 1 MHz, 165 μA, Robust, Over-The-Top Precision Op Amp

Data Sheet ADA4098-1

FEATURES

Ultrawide common-mode input range: $-V_s - 0.1$ V to $-V_s + 70$ V Wide power supply voltage range: +3 V to +50 V (to ± 25 V for PSRR)

Low power supply current: 165 μA (typical) Low input offset voltage: ±30 μV maximum

Low input offset voltage drift: $\pm 0.5~\mu\text{V}/^{\circ}\text{C}$ maximum (B grade)

Low input voltage noise

6 Hz typical 1/f noise corner

400 nV p-p typical at 0.1 Hz to 10 Hz

17 nV/√Hz typical at 100 Hz

High speed

GBP: 1.05 MHz typical for f_{TEST} = 2.5 kHz

Slew rate: 0.85 V/ μ s typical at $\Delta V_{OUT} = 25 \text{ V}$

Low power supply current shutdown: 20 μA maximum

Low input offset current: ±700 pA maximum

Large signal voltage gain: 126 dB minimum for $\Delta V_{OUT} = 4 V$

CMRR: 123 dB minimum at $V_{CM} = -0.1$ V to +70 V PSRR: 123 dB minimum at $V_{SY} = +3$ V to ± 25 V Input overdrive tolerant with no phase reversal

±4 kV HBM and ±1.25 kV FICDM

Wide temperature range: -55°C to +150°C (H grade)

6-lead TSOT package

APPLICATIONS

Industrial sensor conditioning
Supply current sensing
Battery and power supply monitoring
Front-end amplifiers in abusive environments
4 mA to 20 mA transmitters

GENERAL DESCRIPTION

The ADA4098-1 Over-The-Top input stage has robust input protection features for abusive environments. The inputs can tolerate up to 80 V of differential voltage without damage or degradation to dc accuracy. The operating common-mode input range extends from rail-to-rail and beyond, up to $70 \text{ V} > -\text{V}_\text{S}$, independent of the $+\text{V}_\text{S}$ supply.

The ADA4098-1 is unity-gain stable and can drive loads requiring up to 20 mA. The device can also drive capacitive loads as large as 200 pF. The amplifier is available with low power shutdown.

The ADA4098-1 is available in a standard, 6-lead, thin small outline transistor (TSOT) package.

TYPICAL APPLICATION CIRCUIT




Figure 1. 1 V/A Over-The-Top Current Sense Application (V_{BAT} Is the Battery Voltage.)




Figure 2. Output Error vs. Load Current

Rev. 0

Document Feedback
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rights of third parties that may result from its use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarks and registered trademarks are the property of their respective owners.

TABLE OF CONTENTS

Features	1
Applications	1
General Description	1
Typical Application Circuit	1
Revision History	2
Specifications	3
5 V Supply	3
±15 V Supply	5
Absolute Maximum Ratings	8
Maximum Power Dissipation	8
Thermal Resistance	8
Electrostatic Discharge (ESD) Ratings	8
ESD Caution	8
Pin Configuration and Function Descriptions	9
Typical Performance Characteristics	10
Theory of Operation	18
Input Protection	19
Over-The-Top Operation Considerations	19

	Output	. 20
	Shutdown Pin (SHDN)	. 20
A	pplications Information	. 2
	Large Resistor Gain Operation	. 2
	Recommended Values for Various Gains	. 2
	Noise	. 22
	Distortion	. 22
	Power Dissipation and Thermal Shutdown	. 23
	Circuit Layout Considerations	. 23
	Power Supply Bypassing	. 23
	Grounding	. 24
	ESD Protection when Powered	. 24
	Related Products	. 24
	Typical Applications	. 25
О	utline Dimensions	. 27
	Ordering Guide	2"

REVISION HISTORY

4/2021—Revision 0: Initial Version

SPECIFICATIONS 5 V SUPPLY

Common-mode voltage (V_{CM}) = 2.5 V, SHDN pin is open, load resistance (R_L) = 499 k Ω to midsupply, T_A = 25°C, unless otherwise noted.

Table 1.

	B Grade		H Grade					
Parameter	Test Conditions/Comments	Min	Тур	Max	Min	Тур	Max	Unit
DC PERFORMANCE								
Input Offset Voltage (Vos)1	$0.25 \text{ V} < \text{V}_{\text{CM}} < 3.5 \text{ V}$		±15	±30		±15	±30	μV
	Minimum temperature (T _{MIN}) <			±90			±100	μV
	T _A < maximum temperature							
	(T _{MAX})		. 20	. 40		. 22	. 40	.,
	$0.25 \text{ V} < \text{V}_{\text{CM}} < 70 \text{ V}$		±20	±40		±20	±40	μV
	$T_{MIN} < T_A < T_{MAX}$		+20	±100		+20	±110	μV
	$-0.1 \text{ V} < \text{V}_{\text{CM}} < +70 \text{ V}$		±20	±40		±20	±40	μV
Input Offset Voltage Drift ²	T _{MIN} < T _A < T _{MAX} T _{MIN} < T _A < T _{MAX}		±0.1	±200 ±0.5		101	±250 ±0.8	μV μV/°C
Input Bias Current (I _B)	IMIN < TA < TMAX		±0.1 ±0.35	±0.5 ±0.7		±0.1 ±0.35	±0.8 ±0.7	ην/ C nA
input bias current (ib)	$T_{MIN} < T_A < T_{MAX}$		±0.55	±0.7 ±10		±0.55	±0.7 ±25	nA
	$V_{CM} = 70 \text{ V, Over-The-Top}$	3.5	8	±10 12	3.5	8	±23 12	μΑ
	$T_{MIN} < T_A < T_{MAX}$	1.75	O	14.8	1.5	0	15	μΑ
	$0 \text{ V} < V_{CM} < 70 \text{ V}, V_{SY} = 0 \text{ V}$	1./3	0.001	14.0	1.5	0.001	1	μΑ
	$T_{MIN} < T_A < T_{MAX}$		0.001	10		0.001	10	μΑ
Input Offset Current (Ios)	TMIN < TA < TMAX		±350	±700		±350	±700	pΑ
input Offset Current (los)	TMIN < TA < TMAX		±330	±5		±330	±15	nA
	$V_{CM} = 70 \text{ V, Over-The-Top}^3$		±0.05	±0.065		±0.05	±0.065	μΑ
	$T_{MIN} < T_A < T_{MAX}$		±0.03	±0.005		±0.05	±0.003	μΑ
Common-Mode Rejection Ratio (CMRR)	$V_{CM} = -0.1 \text{ V to } +70 \text{ V}$	123	140	±0.09	123	140	±0.1	dB
nado (Cirrin)	$T_{MIN} < T_A < T_{MAX}$	110			109			dB
	$V_{CM} = 0.25 \text{ V to } 3.5 \text{ V}$	116	134		116	134		dB
	T _{MIN} < T _A < T _{MAX}	110			110			dB
Common-Mode Input Range	Guaranteed by CMRR tests	-0.1		+70	-0.1		+70	V
Large Signal Voltage Gain (A _{OL})	Delta output voltage (ΔV _{OUT}) = 4 V	126	150		126	150		dB
	T _{MIN} < T _A < T _{MAX}	120			120			dB
	$\Delta V_{OUT} = 4 \text{ V}, R_L = 10 \text{ k}\Omega$	112	122		112	122		dB
	T _{MIN} < T _A < T _{MAX}	106			106			dB
NOISE PERFORMANCE								
Input Voltage Noise	Frequency (f) = 0.1 Hz to 10 Hz		400			400		nV p-p
	1/f noise corner		6			6		Hz
	f = 100 Hz		17			17		nV/√Hz
Over-The-Top	$f = 100 \text{ Hz}, V_{CM} > 5 \text{ V}$		20			20		nV/√Hz
Input Current Noise	f = 100 Hz		0.15			0.15		pA/√Hz
Over-The-Top	$f = 100 \text{ Hz}, V_{CM} > 5 \text{ V}$		1.8			1.8		pA/√Hz
DYNAMIC PERFORMANCE								
Slew Rate	$\Delta V_{OUT} = 2 V$	0.15	0.4		0.15	0.4		V/µs
	$T_{MIN} < T_A < T_{MAX}$	0.1			0.1			V/µs
Gain Bandwidth Product (GBP)	Test frequency (f _{TEST}) = 2.5 kHz	0.9	1.05		0.9	1.05		MHz
	T _{MIN} < T _A < T _{MAX}	0.9			0.9			MHz

		B Grade			H Grade				
Parameter	Test Conditions/Comments	Min	Тур	Max	Min	Тур	Max	Unit	
Phase Margin			55			55		Degrees	
1% Settling Time	$\Delta V_{OUT} = \pm 2 V$		14			14		μs	
0.1% Settling Time	$\Delta V_{OUT} = \pm 2 V$		18			18		μs	
Total Harmonic Distortion Plus Noise (THD + N)	$f = 10 \text{ kHz}$, $V_{OUT} = 1 \text{ V p-p}$, $R_L = 10 \text{ k}Ω$, bandwidth = 80 kHz		0.01			0.01		%	
INPUT CHARACTERISTICS									
Input Resistance	Differential mode		1			1		ΜΩ	
	Common mode		>1			>1		GΩ	
Over-The-Top	Differential mode, V _{CM} > 5 V		7			7		kΩ	
	Common mode, V _{CM} > 5 V		>250			>250		ΜΩ	
Input Capacitance	Differential mode		1			1		pF	
, ,	Common mode		3			3		pF	
SHDN PIN									
Input Logic Low	Amplifier active, SHDN pin voltage (V_{SHDN}) < $-V_S$ + 0.5 V, T_{MIN} < T_A < T_{MAX}			$-V_{s} + 0.5$			$-V_{s}+0.5$	V	
Input Logic High	Amplifier shutdown, $V_{SHDN} > -V_S + 1.5 V$, $T_{MIN} < T_A < T_{MAX}$	-V _S + 1.5			-V _S + 1.5			V	
Response Time	Amplifier active to shutdown		2.5			2.5		μs	
	Amplifier shutdown to active		30			30		μs	
Pull-Down Current	$V_{SHDN} = -V_S + 0.5 V,$ $T_{MIN} < T_A < T_{MAX}$		0.6	3		0.6	3	μΑ	
	$V_{SHDN} = -V_S + 1.5 V,$ $T_{MIN} < T_A < T_{MAX}$		0.3	2.5		0.3	2.5	μΑ	
OUTPUT CHARACTERISTICS									
Output Voltage Swing Low	Overdrive voltage $(V_{OD}^4) =$ 30 mV, no load		20	45		20	45	mV	
	$T_{MIN} < T_A < T_{MAX}$			50			55	mV	
	$V_{OD} = 30 \text{ mV},$ sink current (I_{SINK}) = 10 mA		260	360		260	360	mV	
	$T_{\text{MIN}} < T_{\text{A}} < T_{\text{MAX}}$			435			450	mV	
Output Voltage Swing High	$V_{\text{OD}} = 30 \text{ mV}$, no load		2.5	15		2.5	15	mV	
	$T_{MIN} < T_A < T_{MAX}$			25			30	mV	
	$V_{OD} = 30 \text{ mV}$, source current $(I_{SOURCE}) = 10 \text{ mA}$		900	1100		900	1100	mV	
	$T_{MIN} < T_A < T_{MAX}$			1500			1650	mV	
Short-Circuit Current	I _{SOURCE}	24	40		24	40		mA	
	$T_{MIN} < T_A < T_{MAX}$	15			12			mA	
	Isink	35	50		35	50		mA	
	$T_{MIN} < T_A < T_{MAX}$	25			20			mA	
Output Pin Leakage During Shutdown	$V_{SHDN} = -V_S + 1.5 V$		±0.01	±100		±0.01	±100	nA	
	$T_{\text{MIN}} < T_{\text{A}} < T_{\text{MAX}}$			±10			±10	μΑ	

			B Grad	e		H Grad	e	
Parameter	Test Conditions/Comments	Min	Тур	Max	Min	Тур	Max	Unit
POWER SUPPLY								
Maximum Operating Voltage⁵				50			50	V
Voltage Range (V _{SY})	Guaranteed by power supply rejection ratio (PSRR)	3		50	3		50	V
Supply Current	Amplifier active		165	175		165	175	μΑ
	$T_{MIN} < T_A < T_{MAX}$			242			250	μΑ
	Amplifier shutdown, $V_{SHDN} = -V_S + 1.5 V$		12	20		12	20	μΑ
	$T_{MIN} < T_A < T_{MAX}$			22.5			22.5	μΑ
PSRR	$V_{SY} = +3 \text{ V to } \pm 25 \text{ V}$	123	145		123	145		dB
	T _{MIN} < T _A < T _{MAX}	120			120			dB
THERMAL SHUTDOWN ⁶								
Temperature	T _J		175			175		°C
Hysteresis			20			20		°C
Operating Temperature	TA	-40		+125	-55		+150	°C

¹ Thermoelectric voltages present in the high speed production test limit the measurement accuracy of this parameter. The limits shown in Table 1 are determined by test capability and are not necessarily indicative of actual device performance.

±15 V SUPPLY

 $V_{CM} = 0$ V, SHDN pin is open, $R_L = 499 \text{ k}\Omega$ to ground, and $T_A = 25$ °C, unless otherwise noted.

Table 2.

			B Grade	•		H Grade	1	
Parameter	Test Conditions/Comments	Min	Тур	Max	Min	Тур	Max	Unit
DC PERFORMANCE								
V_{OS}^{1}			±15	±35		±15	±35	μV
	$T_{MIN} < T_A < T_{MAX}$			±90			±100	μV
	$V_{SY} = \pm 25 \text{ V}$		±15	±35		±15	±35	μV
	T _{MIN} < T _A < T _{MAX}			±90			±100	μV
Input Offset Voltage Drift ²	$T_{MIN} < T_{A} < T_{MAX}$		±0.1	±0.5		±0.1	±0.8	μV/°C
I_{B}			±0.35	±0.7		±0.35	±0.7	nA
	T _{MIN} < T _A < T _{MAX}			±10			±25	nA
	$V_{SY} = \pm 25 \text{ V}$		±0.35	±0.7		±0.35	±0.7	nA
	T _{MIN} < T _A < T _{MAX}			±10			±25	nA
los			±0.35	±0.7		±0.35	±0.7	nA
	$T_{MIN} < T_A < T_{MAX}$			±5			±15	nA
	$V_{SY} = \pm 25 \text{ V}$		±0.35	±0.7		±0.35	±0.7	nA
	$T_{MIN} < T_A < T_{MAX}$			±5			±15	nA

² Offset voltage drift is guaranteed through lab characterization and is not production tested.

 $^{^3}$ Test accuracy is limited by high speed production test equipment repeatability. Bench measurements indicate that the input offset current in Over-The-Top configuration is typically controlled to under 50 nA at +25°C and 100 nA over the -55°C < T_A < +150°C temperature range.

 $^{^4\,}V_{\text{OD}}$ is +30 mV for V_{OUT} high and –30 mV for V_{OUT} low.

⁵ Maximum operating voltage is limited by the time-dependent dielectric breakdown (TDDB) of the on-chip capacitor oxides. The amplifier tolerates temporary transient overshoot up to the specified absolute maximum rating, but the dc supply voltage must be limited to the maximum operating voltage.

⁶ Thermal shutdown is lab characterized only and is not tested in production.

		B Grade			H Grade			
Parameter	Test Conditions/Comments	Min	Тур	Max	Min	Тур	Max	Unit
CMRR	$V_{CM} = -14.75 \text{ V to } +13.5 \text{ V}$	118	135		118	135		dB
	$T_{\text{MIN}} < T_{\text{A}} < T_{\text{MAX}}$	116			116			dB
	$V_{CM} = -15.1 \text{ V to } +13.5 \text{ V}$	117	135		117	135		dB
	$T_{MIN} < T_A < T_{MAX}$	102			101			dB
	$V_{CM} = -15.1 \text{ V to } +55 \text{ V}$	123	140		123	140		dB
	$T_{\text{MIN}} < T_{\text{A}} < T_{\text{MAX}}$	110			109			dB
Common-Mode Input Range	Guaranteed by CMRR tests	-15.1		+55	-15.1		+55	V
Aol	$\Delta V_{OUT} = 25 \text{ V}$	134	150		134	150		dB
	$T_{MIN} < T_A < T_{MAX}$	126			123			dB
	$\Delta V_{OUT} = 25 \text{ V, } R_L = 10 \text{ k}\Omega$	117	120		117	120		dB
	$T_{MIN} < T_A < T_{MAX}$	108			106			dB
NOISE PERFORMANCE								
Input Voltage Noise	f = 0.1 Hz to 10 Hz		400			400		nV p-p
	1/f noise corner		6			6		Hz
	f = 100 Hz		17			17		nV/√Hz
Over-The-Top	$f = 100 \text{ Hz}, V_{CM} > +V_{S}$		20			20		nV/√Hz
Input Current Noise	f=100 Hz		0.15			0.15		pA/√Hz
Over-The-Top	$f = 100 \text{ Hz}, V_{CM} > +V_{S}$		1.8			1.8		pA/√Hz
DYNAMIC PERFORMANCE								
Slew Rate	$\Delta V_{OUT} = 25 \text{ V}$	0.35	0.85		0.35	0.85		V/µs
	$T_{MIN} < T_A < T_{MAX}$	0.2			0.2			V/µs
GBP	$f_{TEST} = 2.5 \text{ kHz}$	0.95	1.05		0.95	1.05		MHz
	$T_{MIN} < T_A < T_{MAX}$	0.95			0.95			MHz
Phase Margin			57			57		Degrees
1% Settling Time	$\Delta V_{OUT} = \pm 2 V$		14			14		μs
0.1% Settling Time	$\Delta V_{OUT} = \pm 2 V$		18			18		μs
THD + N	f = 10 kHz, V _{OUT} = 1 V p-p,		0.01			0.01		%
	$R_L = 10 \text{ k}\Omega$, bandwidth = 80 kHz							
INPUT CHARACTERISTICS								
Input Resistance	Differential mode		1			1		ΜΩ
	Common mode		>1			>1		GΩ
Input Capacitance	Differential mode		1			1		pF
	Common mode		3			3		pF
SHDN PIN								
Input Logic Low	Amplifier active,			$-V_{S} + 0.5$			$-V_{s} + 0.5$	V
	$V_{SHDN} < -V_S + 0.5 V$							
Input Logic High	Amplifier shutdown, $V_{SHDN} > -V_S + 1.5 V$	-V _s + 1.5			-V _s + 1.5			V
Response Time	Amplifier active to shutdown		2.5			2.5		μs
	Amplifier shutdown to active		30			30		μs
Pull-Down Current	$V_{SHDN} = -V_S + 0.5 V,$ $T_{MIN} < T_A < T_{MAX}$		0.6	3		0.6	3	μΑ
	$V_{SHDN} = -V_S + 1.5 V,$ $T_{MIN} < T_A < T_{MAX}$		0.3	2.5		0.3	2.5	μΑ

			B Grad	e		H Grade		
Parameter	Test Conditions/Comments	Min	Тур	Max	Min	Тур	Max	Unit
OUTPUT CHARACTERISTICS								
Output Voltage Swing Low	$V_{\text{OD}}^3 = 30 \text{ mV}$, no load		20	45		20	45	mV
	T _{MIN} < T _A < T _{MAX}			50			55	mV
	$V_{OD} = 30 \text{ mV}, I_{SINK} = 10 \text{ mA}$		260	360		260	360	mV
	$T_{MIN} < T_A < T_{MAX}$			435			450	mV
Output Voltage Swing High	$V_{\text{OD}} = 30 \text{ mV}$, no load		2.5	15		2.5	15	mV
	T _{MIN} < T _A < T _{MAX}			25			30	mV
	$V_{OD} = 30 \text{ mV}, I_{SOURCE} = 10 \text{ mA}$		900	1100		900	1100	mV
	$T_{MIN} < T_A < T_{MAX}$			1500			1650	mV
Short-Circuit Current	Isource	24	34		24	34		mA
	T _{MIN} < T _A < T _{MAX}	15			12			mA
	Isink	35	50		35	50		mA
	T _{MIN} < T _A < T _{MAX}	20			20			mA
POWER SUPPLY								
Maximum Operating Voltage⁴				50			50	V
Voltage Range	Guaranteed by PSRR	3		50	3		50	V
Supply Current	Amplifier active		185	205		185	205	μΑ
	T _{MIN} < T _A < T _{MAX}			272			285	μΑ
	$V_{SY} = \pm 25 \text{ V}$		195	215		195	215	μΑ
	$T_{MIN} < T_A < T_{MAX}$			292			305	μΑ
	Amplifier shutdown, $V_{SHDN} = -V_S + 1.5 V$		17	24		17	24	μΑ
	T _{MIN} < T _A < T _{MAX}			27			27	μA
PSRR	$V_{SY} = 3 \text{ V to } 50 \text{ V}$	123	145	27	123	145	21	dB
1 51111	$T_{MIN} < T_A < T_{MAX}$	120	1 13		120	1 13		dB
THERMAL SHUTDOWN ⁵								
Temperature	T _J		175			175		°C
Hysteresis			20			20		∘C
Operating Temperature	TA	-40		+125	-55		+150	°C

¹ Thermoelectric voltages present in the high speed production test limit the measurement accuracy of this parameter. The limits shown in Table 2 are determined by test capability and are not necessarily indicative of actual device performance.

² Offset voltage drift is guaranteed through lab characterization and is not production tested.

 $^{^{3}}$ V_{OD} is +30 mV for V_{OUT} high and -30 mV for V_{OUT} low.

⁴ Maximum operating voltage is limited by the TDDB of the on-chip capacitor oxides. The amplifier tolerates temporary transient overshoot up to the specified absolute maximum rating and the dc supply voltage must be limited to the maximum operating voltage.

⁵ Thermal shutdown is lab characterized only and is not tested in production.

ABSOLUTE MAXIMUM RATINGS

Table 3.

Parameter	Rating
Supply Voltage ¹	
Transient	60 V
Continuous	50 V
Power Dissipation (P _D)	See Figure 3
Differential Input Voltage	±80 V
±IN Pin Voltage	
Continuous	-10 V to +80 V
Survival	-20 V to +80 V
±IN Pin Current	15 mA
SHDN Pin Voltage	−0.3 V to +60 V
Storage Temperature Range	−65°C to +150°C
Operating Temperature Range	−55°C to +150°C
Lead Temperature (Soldering, 10 sec)	300°C
_ T _J	175°C

¹ Maximum supply voltage is limited by the TDDB of the on-chip capacitor oxides. The amplifier tolerates temporary transient overshoot up to the specified transient maximum rating. The continuous operating supply voltage must be limited to no more than 50 V.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

 T_J exceeding 125°C promotes accelerated aging. The ADA4098-1 demonstrates ± 25 V supply operation beyond 1000 hours at $T_A = 150$ °C.

MAXIMUM POWER DISSIPATION

The maximum safe $P_{\rm D}$ on the device is limited by the associated rise in either $T_{\rm C}$ or $T_{\rm J}$ on the die. At approximately $T_{\rm C}=150^{\circ}\text{C}$, which is the glass transition temperature, the properties of the plastic changes. Exceeding this temperature limit, even temporarily, may change the stresses that the package exerts on the die, which permanently shifts the parametric performance of the ADA4098-1. Exceeding $T_{\rm J}=175^{\circ}\text{C}$ for an extended period may result in changes in the silicon devices and may potentially cause failure of the device.

The P_D on the package is the sum of the quiescent power dissipation and the power dissipated in the package due to the output load drive. The quiescent power is expressed as $V_{SY} \times I_{SY}$, where I_{SY} is the quiescent current.

The $P_{\rm D}$ due to the load drive depends on the application. The $P_{\rm D}$ due to load drive is calculated by multiplying the load current by the associated voltage drop across the device. RMS voltages and currents must be used in these calculations.

Airflow increases heat dissipation, effectively reducing θ_{JA} . Additional metal that is directly in contact with the package leads

from metal traces through vias, ground, and power planes reduces $\theta_{\text{IA}}.$

Figure 3 shows the maximum P_D vs. T_A for the single and dual 6-lead TSOT packages on a JEDEC standard, 4-layer board, with $-V_S$ connected to a pad that is thermally connected to a printed circuit board (PCB) plane. θ_{JA} values are approximations.




Figure 3. Maximum Power Dissipation vs. Ambient Temperature

THERMAL RESISTANCE

Thermal performance is directly linked to PCB design and operating environment. Careful attention to PCB thermal design is required.

 θ_{JA} is the junction to ambient thermal resistance.

Table 4. Thermal Resistance

Package Type	θιΑ	Unit	
UJ-6	192	°C/W	

ELECTROSTATIC DISCHARGE (ESD) RATINGS

The following ESD information is provided for handling of ESD-sensitive devices in an ESD protected area only.

Human body model (HBM) per ANSI/ESDA/JEDEC JS-001.

Field induced charged device model (FICDM) per ANSI/ESDA/JEDEC JS-002.

ESD Ratings for ADA4098-1

Table 5. ADA4098-1, 6-Lead TSOT

ESD Model	Withstand Threshold	Class
НВМ	±4 kV	3A
FICDM	±1.25 kV	3

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS




Figure 4. Pin Configuration

Table 6. Pin Function Descriptions

Pin No.	Mnemonic	Description
1	V _{OUT}	Amplifier Output.
2	−V _S	Negative Power Supply. In single-supply applications, the $-V_s$ pin is normally soldered to a low impedance ground plane. In split-supply applications, bypass the $-V_s$ pin with a capacitance of at least 0.1 μ F to a low impedance ground plane, as close to the $-V_s$ pin as possible.
3	+IN	Noninverting Input of the Amplifier.
4	-IN	Inverting Input of the Amplifier.
5	SHDN	Op Amp Shutdown. The threshold for shutdown is approximately 1 V above the negative supply. If the SHDN pin is not connected or hard tied to $-V_s$, the amplifier is active. If the SHDN pin is asserted high ($V_{SHDN} > -V_s + 1.5$ V), the amplifier is placed in a shutdown state, and the output of the amplifier goes to a high impedance state. If the SHDN pin is left unconnected, it is recommended to connect a small capacitor of 1 nF between the SHDN pin and the $-V_s$ pin to prevent signals from the $-IN$ pin from capacitively coupling to the SHDN pin.
6	+V _S	Positive Power Supply. Bypass the $+V_S$ pin with a capacitance of at least 0.1 μ F to a low impedance ground plane, as close to the $+V_S$ pin as possible.

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 5. Supply Current vs. Supply Voltage




Figure 6. Supply Current vs. Temperature Across Various Supply Voltages




Figure 7. Supply Current vs. V_{SHDN} with Respect to $-V_{S}$




Figure 8. Shutdown Supply Current vs. Supply Voltage




Figure 9. Typical Distribution of Input Offset Voltage, $V_{SY} = 5 V$




Figure 10. Typical Distribution of Input Offset Voltage with $V_{SY} = \pm 15 \text{ V}$




Figure 11. Typical Distribution of Input Offset Voltage with $V_{SY} = \pm 25 V$




Figure 12. Midsupply Offset Voltage vs. Temperature with $V_{SY} = 5 V$




Figure 13. Midsupply Offset Voltage vs. Temperature with $V_{SY} = \pm 15 \text{ V}$




Figure 14. Midsupply Offset Voltage vs. Temperature with $V_{SY} = \pm 25 \text{ V}$




Figure 15. Midsupply Input Bias Current vs. Temperature with $V_{SY} = 5 V$




Figure 16. Midsupply Input Bias Current vs. Temperature with $V_{SY} = \pm 15 \text{ V}$




Figure 17. Offset Voltage vs. Temperature with $V_{CM} = 6 V$, Over-The-Top




Figure 18. Offset Voltage vs. Temperature with $V_{CM} = 70 \text{ V}$




Figure 19. Over-The-Top Input Bias Current vs. Temperature with $V_{CM} = 6 V$




Figure 20. Input Bias Current vs. Temperature with $V_{SY} = 5 V$, Over-The-Top




Figure 21. Midsupply Input Bias Current vs. Temperature Across Various Supply Voltages




Figure 22. Offset Voltage vs. Temperature Across Various Supply Voltages




Figure 23. Offset Voltage vs. Input Common-Mode Voltage over the Input Common-Mode Range




Figure 24. Offset Voltage vs. Input Common-Mode Voltage from Normal Operation to Over-The-Top Operation




Figure 25. Input Bias Current vs. Input Common-Mode Voltage from Normal Operation to Over-The-Top Operation




Figure 26. Offset Voltage vs. Input Common-Mode Voltage for Ground Sensing Applications




Figure 27. Input Bias Current vs. Input Common-Mode Voltage for Ground Sensing Applications




Figure 28. Input Bias Current vs. Input Common-Mode Voltage




Figure 29. Supply Current vs. Minimum Supply Voltage




Figure 30. Offset Voltage vs. Minimum Supply Voltage




Figure 31. Offset Voltage vs. Supply Voltage




Figure 32. ΔOffset Voltage vs. Output Voltage (Voυτ)




Figure 33. ΔOffset Voltage vs. V_{OUT} (5 kΩ Load)




Figure 34. SHDN Pin Current vs. V_{SHDN} with Respect to $-V_S$ over Various Temperatures




Figure 35. Output Voltage Low (V_{OL}) and Output Voltage High (V_{OH}) vs. Temperature




Figure 36. Gain Bandwidth vs. Temperature




Figure 37. Loop Gain and Phase vs. Frequency




Figure 38. Noninverting Small Signal Frequency Response (R_F Is the Feedback Resistor, R_G is the Gain Setting Resistor, and V_{IN} is the Input Voltage.)




Figure 39. Inverting Small Signal Frequency Response




Figure 40. Voltage Noise Density vs. Frequency for a Unity-Gain Configuration




Figure 41. 0.1 Hz to 10 Hz Noise




Figure 42. Unity-Gain Small Signal Step Response (C_{LOAD} Is the Load Capacitor.)




Figure 43. Unity-Gain Large Signal Step Response




Figure 44. THD + N vs. Frequency over Load




Figure 45. THD + N vs. Output Amplitude




Figure 46. THD + N vs. Output Amplitude and Load




Figure 47. CMRR vs. Frequency




Figure 48. PSRR vs. Frequency




Figure 49. Output Impedance vs. Frequency

THEORY OF OPERATION

The ADA4098-1 is a robust, voltage feedback amplifier that combines unity-gain stability with low offset, low offset drift, and $17~\text{nV}/\sqrt{\text{Hz}}$ of input voltage noise. Figure 52 shows a simplified schematic of the device. The ADA4098-1 has two input stages: a common emitter differential input stage consisting of the Q1 and Q2 PNP transistors that operate with the inputs biased between $-V_S$ and 1.25~V below $+V_S$, and a common base input stage that consists of the Q3 to Q6 PNP transistors that operate when the common-mode input is biased $>+V_S-1.25~\text{V}$. These input stages result in two distinct operating regions, as shown in Figure 50.




Figure 50. Input Bias Current vs. Input Common-Mode Voltage over Temperature, $V_{SY} = 5 V$

For common-mode input voltages that are approximately 1.25 V below the +Vs supply, where Q1 and Q2 are active (see Figure 50), the common emitter PNP input stage is active and the input bias current is typically <700 pA. When the common-mode input is above +Vs – 1.25 V, the Q9 transistor turns on, which diverts bias current away from the common emitter differential input pair to the mirror that consists of M3 and M4. The current from M4 biases the common base differential input pair (Q3 to Q6). The Over-The-Top input pair operates in a common base configuration and the input bias current increases to ~8 μA . The offset voltages of both input stages are tightly trimmed and are specified in Table 1 and Table 2.

As the input common-mode transitions to the Over-The-Top region, the input CMRR degrades slightly when compared to the rest of the input common-mode range, as shown in Figure 51.




Figure 51. Offset Voltage vs. Input Common-Mode Voltage over Temperature, $V_{SY} = 5 V$




Figure 52. Simplified ADA4098-1 Schematic

INPUT PROTECTION

The inputs are protected against temporary voltage excursions to 20 V below $-V_s$ (see Figure 53) by internal 880 Ω resistors (see Figure 52). These resistors limit the current in the series D1 diode and D2 diode that are tied to the bases of the Q1 and Q2 transistors, respectively. Adding additional external series resistance extends the protection to >20 V below $-V_s$, at the cost of stability and added thermal noise. The input stage of the ADA4098-1 incorporates phase reversal protection to prevent the output from phase reversing for inputs below $-V_s$. The ADA4098-1 op amp does not have clamping diodes between the inputs and can be differentially overdriven up to 80 V without damage, inducing parametric shifts, or drawing appreciable input current. Figure 54 summarizes the input fault types that can be applied to the ADA4098-1 without compromising input integrity.




Figure 53. ADA4098-1 as Unity-Gain Buffer with Noninverting Input Driven Beyond the Supply $(V_{SY} = 5 V)$




Figure 54. ADA4098-1 Fault Tolerant Conditions

OVER-THE-TOP OPERATION CONSIDERATIONS

When the ADA4098-1 input common-mode is biased near or $>+V_S$ supply, the amplifier operates in the Over-The-Top configuration. The differential input pair that controls amplifier operation is the common base pair, Q3 to Q6 (see Figure 52).

Input bias currents change from < ± 700 pA in normal operation to approximately 8 μ A in Over-The-Top operation when the input stage transitions from common emitter to common base. The Over-The-Top input bias currents are well matched, and the associated offset is typically <50 nA. Ensure that the impedance connected to the inverting and noninverting inputs is well matched to avoid any input bias current induced voltage offsets.

Differential input impedance, $R_{\rm IN}$ (see Figure 55), decreases from >1 $M\Omega$ in normal operation to $\sim\!\!7~k\Omega$ in Over-The-Top operation (see Table 1 and Table 2).




Figure 55. Difference Amplifier Configured for Normal Operation and Over-The-Top Operation (R_1 Is a Gain Setting Resistor)

This $R_{\rm IN}$ resistance appears across the summing nodes in Over-The-Top operation due to the configuration of the common base input stage.

The R_{IN} value is derived from the specified I_B that flows to the op amp inputs, as expressed in the following equation:

$$R_{IN} = 2kT/(qI_B)$$

where:

k is Boltzmann's constant.

T is the operating temperature.

q is the charge of an electron.

 I_B is the operating input bias current in Over-The-Top operation.

The inputs are biased proportional to absolute temperature. Therefore, $R_{\rm IN}$ is relatively constant with temperature. This resistance appears across the summing nodes of the amplifier, which is forced to 0 V differentially by the feedback action of the amplifier and can seem relatively harmless. However, depending on the configuration, this input resistance can boost the noise gain, lower overall amplifier loop gain and closed-loop bandwidth, and raise output noise. The singular benefit of this configuration is an increase in closed-loop amplifier stability.

In normal mode ($-V_S < V_{CM} < +V_S -1.25 \text{ V}$), R_{IN} is typically large compared to the value of the gain setting resistors (R_F and R_I), and R_{IN} can be ignored.

In this case, the noise gain is defined by the following equation:

Noise
$$Gain = 1 + R_F/R_I$$

When the amplifier transitions to Over-The-Top operation with the input common-mode biased near or above the $+V_S$ supply, consider the value of $R_{\rm IN}$.

The noise gain of the amplifier increases as shown in the following equation:

$$Noise \ Gain_{OTT} = \left(\left(1 + \frac{R_F}{R_I \mid\mid R_{IN} + R_I \mid\mid R_F} \right) \times \left(1 + \frac{R_I \mid\mid R_F}{R_{IN}} \right) \right)$$

where *Noise Gain*_{OTT} is the Over-The-Top noise gain.

The dc closed-loop gain remains mostly unaffected (R_F/R_I). However, the loop gain of the amplifier decreases, as expressed in the following equation:

$$\frac{A_{OL}}{1 + \frac{R_F}{R_I}}$$
 to $\frac{A_{OL}}{Noise \ Gain_{OTT}}$

Likewise, the closed-loop bandwidth (BW $_{\text{CLOSED_LOOP}}$) of the amplifier changes going from normal operation to Over-The-Top operation.

In normal operation,

$$BW_{CLOSED_LOOP} \approx \frac{GBP}{1 + \frac{R_F}{R_*}}$$

In Over-The-Top operation,

$$BW_{CLOSED_LOOP} \approx \frac{GBP}{Noise\ Gain_{OTT}}$$

Output voltage noise density (e_{no}) is impacted when the device transitions from normal operation to Over-The-Top operation. Resistor noise is neglected in both modes of operation in the following equations.

In normal operation, neglecting resistor noise,

$$e_{no} \cong e_n \left(1 + \frac{R_F}{R_I} \right)$$

where e_n is input referred voltage noise density.

In Over-The-Top operation, neglecting resistor noise,

$$e_{no} \cong e_n \times Noise \ Gain_{OTT}$$

OUTPUT

The output of the ADA4098-1 can swing rail-to-rail to within 45 mV of the either supply with no load. The output can source 24 mA and sink 35 mA. The amplifier is internally compensated to drive at least 200 pF of $C_{\rm LOAD}$. Adding a series resistance of 50 Ω between the output and larger capacitive loads extends the capacitive drive capability of the amplifier.

If the ADA4098-1 enters shutdown, the V_{OUT} pin appears as high impedance with two steering diodes connected to either supply. In this state, the output typically leaks <5 nA.

SHUTDOWN PIN (SHDN)

The ADA4098-1 has a dedicated SHDN pin to place the amplifier in a very low power shutdown state when asserted high. A logic high is defined by a voltage $\geq \! 1.5$ V applied to the SHDN pin with respect to the $-V_S$ pin. In shutdown, the amplifier draws $<\! 12~\mu A$ of supply current (see Figure 7) and the V_{OUT} pin is placed in a high impedance state.

The SHDN pin can be driven beyond the $+V_S$ supply up to the absolute maximum voltage (60 V with respect to $-V_S$) and draws little current (<1.5 μ A). For normal active amplifier operation, the SHDN pin can be floated or driven by an external voltage source low (within 0.5 V of $-V_S$). If the SHDN pin is left floating, an internal current source (\sim 600 nA) pulls the SHDN pin to $-V_S$, which places the amplifier into a default, active amplifying state. Because of the close proximity of the -IN pin and SHDN pin, fast edges on the -IN pin may ac-couple to the adjacent high impedance SHDN pin, inadvertently placing the device in shutdown. If this scenario is a concern, add a 1 nF capacitor between the SHDN pin and the $-V_S$ pin.

Alternatively, the amplifier can be effectively placed in a low power state by removing $+V_s$. In this low power state, the inputs typically leak <1 nA with either \pm IN pin biased between $-V_s$ and 70 V above $-V_s$. If the \pm IN pins are taken below $-V_s$, they appear as a diode connected to the $-V_s$ supply in series with a resistance of 880 Ω . In this condition, limit the current to <20 mA.

Using an external source to drive the output beyond either $\pm V_{S}$ supply under shutdown conditions may produce unlimited current and may damage the device.

APPLICATIONS INFORMATION LARGE RESISTOR GAIN OPERATION

The ADA4098-1 has approximately 4 pF of input capacitance.

The parallel combination of the R_F and R_G on the inverting input can combine with this input capacitance $(C_{\rm IN})$ to form a pole that can reduce bandwidth, cause frequency response peaking, or produce oscillations (see Figure 57). To mitigate these consequences, place a feedback capacitor with a value of $C_F > C_{\rm IN}(R_G/R_F)$ in parallel with R_F for summing node impedances $>\!20~k\Omega~(R_F||R_G>20~k\Omega)$. This capacitor placement cancels the input pole and optimizes dynamic performance (see Figure 56).

For applications where the noise gain is unity $(R_G \rightarrow \infty)$, and the feedback resistor exceeds $20 \text{ k}\Omega$, $C_F \ge C_{IN}$. Optimize PCB layouts to keep layout related summing node capacitance to an absolute minimum.




Figure 56. Inverting Gain Schematic




Figure 57. Inverting Gain of 1, Small Signal Frequency Response, $R_F=R_G=100~\mathrm{k}\Omega$

RECOMMENDED VALUES FOR VARIOUS GAINS

Table 7 is a reference for determining various recommended gains and associated noise performance. The total impedance seen at the inverting input is kept to <20 k Ω for gains >1 to maintain ideal small signal bandwidth.


Table 7. Gains and Asso	ociated Recommended	l Resistor Values	$(T_A = 25^{\circ})$	C)
-------------------------	---------------------	-------------------	----------------------	----

Gain	R _G (kΩ)	R _F (kΩ)	C _F (pF)	Approximate –3 dB Frequency (MHz)	Total System Noise (nV/√Hz at 1 kHz), Referred to Input
+1	Not applicable	0	Not applicable	1.5	16.5
+2	4.99	4.99	0	0.67	16.9
+2	100	100	3.9	0.56	32.4
+5	4.99	20	0	0.26	18.1
+10	4.99	45.3	0	0.13	17.7
-1	100	100	3.9	0.38	64.8
-1	4.99	4.99	0	0.72	16.9
-2	4.99	10	0	0.45	26.2
5	4.99	24.9	0	0.22	21.6

NOISE

To analyze the noise performance of an amplifier circuit, identify the noise sources, and then determine if each source has a significant contribution to the overall noise performance of the amplifier. To simplify the noise calculations, noise spectral densities (NSDs) are used rather than actual voltages, to leave bandwidth out of the expressions. NSD is generally expressed in nV/\sqrt{Hz} and is equivalent to the noise in a 1 Hz bandwidth.

The noise model shown in Figure 58 has six individual noise sources: the Johnson noise of the three resistors (R1 to R3), the op amp voltage noise, and the current noise ($I_{\rm N\pm}$) in each input of the amplifier. Each noise source has its own contribution to the noise at the output. Noise is generally specified as referring to input (RTI), but it is often simpler to calculate the noise referred to the output (RTO), and then divide by the noise gain to obtain the RTI noise.



$$e_{N}^{2} + 4kTR3 + 4kTR1 \left(\frac{R2}{R1 + R2}\right)^{2} + \\ RTI \, NOISE = \sqrt{I_{N+}^{2} R3^{2} + I_{N-}^{2} \left(\frac{R1 \times R2}{R1 + R2}\right)^{2} + 4kTR2 \left(\frac{R1}{R1 + R2}\right)^{2}} \\ RTO \, NOISE = NG \times RTI \, NOISE$$

Figure 58. Op Amp Noise Analysis Model

Assuming $I_{N+} = I_{N-} = I_N$, the equation for RTI noise can be simplified to the following form:

RTI Noise =
$$\sqrt{e_n^2 + e_{n,R}^2 + (I_N R_{EQ})^2}$$

 $e_{n,R} = \sqrt{4kTR_{EQ}}$
 $R_{EQ} = R3 + R1||R2$

where:

 e_n is the op amp voltage noise.

 $e_{n,R}$ is the thermal noise contribution of the surrounding R1 to R3 resistors.

 R_{EQ} is the equivalent input resistance.

T is the absolute temperature in Kelvin.

A 50 Ω resistor generates a Johnson noise of 1 nV/ $\sqrt{\text{Hz}}$ at 25°C.

For optimal performance, the lower bound of resistance in a feedback network is determined by the amount of quiescent power and distortion that can be tolerated. The upper bound is determined by the resistor and current noise density. The ADA4098-1 has an e_n of 17 nV/ \sqrt{Hz} .

If resistor and current noise contributions are less than half this value, the e_n introduced by the op amp dominates and provides optimal noise performance of the device.




Figure 59. Noise Contributions vs. Equivalent Input Resistance

For the ADA4098-1, this lower bound of resistance in the feedback network is about 4.5 k Ω . For the amplifier configuration shown in Figure 58, R_{EQ} < 4.5 k Ω provides stable noise performance. If noise performance is not important, e_n is typically fixed for a given T_A , $e_{n,R}$ increases with the square root of the resistor value, and the $I_N \times R_{EQ}$ resistance increases linearly, but does not impact total noise until it approaches the value of $e_{n,R}$. With R_{EQ} < ~700 k Ω , $e_{n,R}$ is larger than $I_N \times R_{EQ}$. A safe value for R_{EQ} is ~350 k Ω to ensure that I_N is not the majority contributor to total noise seen by the input.

Figure 59 shows the noise contributions for the range of resistance values discussed in this section.

DISTORTION

There are two main contributors of distortion in op amps: output crossover distortion as the output transitions from sourcing to sinking, and distortion caused by nonlinear common-mode rejection. If the op amp is operating in an inverting configuration, there is no common-mode induced distortion. If the op amp is operating in the noninverting configurations within the normal input common-mode range ($-V_{\text{S}}$ to $+V_{\text{S}}-1.25$ V), distortion is acceptable. When the inputs transition from normal to Over-The-Top operation or vice versa, a significant degradation occurs in linearity due to the change of input circuitry.

As R_L decreases, distortion increases due to a net decrease in loop gain and greater signal swings internal to the amplifier that are necessary to drive the load. The lowest distortion can be achieved with the ADA4098-1 operating in Class A operation in an inverting configuration, with the input common-mode biased at midsupply.

POWER DISSIPATION AND THERMAL SHUTDOWN

The ADA4098-1 can drive heavy loads on power supplies up to ± 25 V. Therefore, ensure that T_J on the integrated circuit does not exceed 175°C. The ADA4098-1 is housed in a 6-lead TSOT package ($\theta_{JA} = 192$ °C/W).

Junction temperatures exceeding 125°C promote accelerated aging. Reliability of the ADA4098-1 may be impaired if the junction temperature exceeds 175°C. If the junction temperature exceeds 175°C, the ADA4098-1 has a final safety measure in the form of a thermal shutdown that shuts off the output stage and reduces the internal device currents. When this thermal shutdown function triggers, the output remains disabled in a high impedance state until the junction temperature drops 20°C. Persistent heavy loads and elevated ambient temperatures can cause the ADA4098-1 to oscillate in and out of thermal shutdown depending on the power dissipated on the die, until the heavy load is removed (see Figure 60).




Figure 60. ADA4098-1 Cycling In and Out of Thermal Shutdown

It is not recommended to operate near the maximum junction temperature.

Typically, T_J can be estimated from T_A and the device power dissipation $(P_D \times \theta_{JA})$, as shown in the following equation:

$$T_I = T_A + P_D \times \theta_{IA}$$

The power dissipation in the IC varies as a function of supply voltage, the output voltage, and load resistance. For a given supply voltage, the worst case power dissipation ($P_{D(MAX)}$) in the IC occurs when the supply current is maximum, and the output voltage is at half of either supply voltage.

$$P_{D(MAX)} = V_s I_{s(MAX)} + \frac{\left(\frac{V_{SY}}{2}\right)^2}{R_L}$$

For a given supply voltage, use Figure 61 as a guide for estimating the minimum load resistance that the ADA4098-1 can drive for a given supply voltage and a given rise in junction temperature (ΔT_J). For example, to limit ΔT_J to 50°C, the load driven on the ± 15 V supplies (+30 V total supply) must not be lower than 900 Ω . It is assumed that θ_{JA} is 192°C/W.




Figure 61. Minimum Load Resistance for Given ΔT_J and V_{SY}

CIRCUIT LAYOUT CONSIDERATIONS

Careful and deliberate attention to detail when laying out the ADA4098-1 boards yields optimal performance. Power supply bypassing, parasitic capacitance, and component selection all contribute to the overall performance of the amplifier.

POWER SUPPLY BYPASSING

On single supplies, solder the $-V_S$ supply pin directly to a low impedance ground plane. Bypass the $+V_S$ pin to a low impedance ground plane with a low effective series resistance (ESR) multilayer ceramic capacitor (MLCC) of 0.1 μ F, typically, as close to the $\pm V_S$ supply pins as possible. When driving heavy loads, add 10 μ F of supply capacitance. When using split supplies, these conditions are applicable to the $-V_S$ supply pin.

The ADA4098-1 has an internal current source of ~0.6 μA on the SHDN pin to pull the pin down to $-V_S$ and to place the amplifier in the default amplifying state. If the SHDN state is not required, hard tie the SHDN pin to the $-V_S$ pin. If the SHDN pin is left floating or driven by a source with significant source impedance (>100 Ω), bypass the $-V_S$ supply pin with a small, 1 nF capacitor to prevent stray signals from coupling on the SHDN pin, which can inadvertently trigger shutdown.

GROUNDING

Use ground and power planes where possible to reduce the resistance and inductance of the supply and ground returns. Place bypass capacitors as close as possible to the $\pm V_S$ supply pins, with the other ends connected to the ground plane. It is recommended to use a bypass capacitor of at least 0.1 μF when driving light loads (load currents < 100 μA), and more capacitance when driving heavier loads. Routing from the output to the load and return to the ground plane must have minimal loop area to keep inductance to a minimum.

ESD PROTECTION WHEN POWERED

ICs react to ESD strikes differently when unpowered vs. powered, which falls under IEC-61000-4-2 standards (see the Absolute Maximum Ratings section). A device that performs well under HBM conditions can perform poorly under International Electrotechnical Commission (IEC) conditions. The ADA4098-1 is thoroughly abused with ESD strikes under IEC conditions to create a front-end circuit protection scheme that protects the device if subjected to ESD strikes. Figure 62 and Figure 63 show two different protection schemes that extend the protection of the ADA4098-1 to $\pm 8~\rm kV$ ESD strikes.

Consider the following when selecting components:

- A component size of 0805 or larger to reduce chance of arc-over.
- Pulse withstanding, thick film resistors.
- C0G MLCC with a minimum rating of 100 V.
- Bidirectional, transient voltage suppression (TVS) diodes.

ADVANTAGES	DISADVANTAGES
INEXPENSIVE	R1 INTRODUCES
(20 TO 30 CENTS)	NOISE
SMALL	D1 HAS LEAKAGE
FOOTPRINT	CURRENT
VERY ROBUST	D1 HAS CAPACITANCE (5pF TO 300pF)

In the circuit shown in Figure 62, R1 is a 220 Ω , Panasonic, 0805, ERJ-P6 series, and C1 is a 100 pF, Yageo, 0805, 100 V, C0G/NPO.

ADVANTAGES	DISADVANTAGES
INEXPENSIVE (~5 CENTS)	R1 INTRODUCES THERMAL NOISE
SMALL FOOTPRINT	RC NETWORK LIMITS SPEED
MINIMAL LEAKAGE	NEED TO CAREFULLY CHARACTERIZE CAPACITOR
	NOT AS ROBUST AGAINST REPEATED STRIKES




Figure 62. ESD Protection Circuit (RC Network)

In the circuit shown in Figure 63, R1 is a 220 Ω , Panasonic, 0805, ERJ-P6 series, and D1 is a Bourns CDSOD323-T36SC. An ESD varistor can be considered for D1.

For more information on system level ESD considerations, see the technical article, *When Good Electrons Go Bad: How to Protect Your Analog Front End*, on the Analog Devices, Inc., website.

RELATED PRODUCTS

Table 8 describes several alternative precision amplifiers that can also be considered for certain applications.




Figure 63. ESD Protection Circuit (R-TVS Network)

Table 8. ADA4098-1 Related Products

Model	V _{os} (μV)	I _B (nA)	GBP (kHz)	e _n (nV/√Hz)	I _{SY} (μA)	Common-Mode Input Range (V)
ADA4098-1	30	0.7	1000	17	165	$-V_{s}$ to $-V_{s} + 70$
ADA4099-1	30	10	8000	7	1500	$-V_{S}$ to $-V_{S} + 70$
ADA4077-1	35	1	3900	7	500	$-V_S$ to $+V_S$
LT6015	50	5	3200	18	335	$-V_{S}$ to $-V_{S} + 76$
LT6014	60	0.4	1600	9.5	165	$-V_S$ to $+V_S$
LT1494	375	1	2.7	185	1.5	$-V_{S}$ to $-V_{S} + 36$
LT1490A	500	8	180	50	55	$-V_{S}$ to $-V_{S} + 44$

TYPICAL APPLICATIONS




Figure 64. \pm 10 V to 0 V to \pm 5 V Funnel Amplifier, High CMRR and \pm 80 V Input Protection via LT5400-7 Resistor Network




Figure 65. $\pm 10\,V$ to 0 V to $+5\,V$ Funnel Amplifier, Input and Output Voltages




Figure 66. ± 10 V to 0 V to +5 V Funnel Amplifier, System Gain




Figure 67. \pm 10 V to 0 V to \pm 5 V Funnel Amplifier, Large Signal Pulse Response




Figure 68. 1 V/A Low-Side Current Sense




Figure 69. 1 V/A High-Side Current Sense




Figure 70. Microprocessor Control of SHDN Pin in Split Supply Applications

OUTLINE DIMENSIONS




Figure 71. 6-Lead Thin Small Outline Transistor Package [TSOT] (UJ-6) Dimensions shown in millimeters

ORDERING GUIDE

Model ¹	Temperature Range	Package Description	Package Option	Marking Code
ADA4098-1BUJZ-R5	−40°C to +125°C	6-Lead TSOT	UJ-6	Y7M
ADA4098-1BUJZ-RL7	−40°C to +125°C	6-Lead TSOT	UJ-6	Y7M
ADA4098-1HUJZ-RL7	−55°C to +150°C	6-Lead TSOT	UJ-6	Y7N
EVAL-ADA4098-1HUJZ		Evaluation Board		

 $^{^{1}}$ Z = RoHS Compliant Part.