

3.3 VOLT CMOS SuperSync FIFO™

65,536 x 9 131,072 x 9 *IDT72V281 IDT72V291*

LEAD FINISH (SnPb) ARE IN EOL PROCESS - LAST TIME BUY EXPIRES JUNE 15, 2018

FEATURES:

• Choose among the following memory organizations:

IDT72V281 65,536 x 9 IDT72V291 131,072 x 9

- Pin-compatible with the IDT72V261/72V271 SuperSync FIFOs
- 10ns read/write cycle time (6.5ns access time)
- Fixed, low first word data latency time
- · Auto power down minimizes standby power consumption
- Master Reset clears entire FIFO
- Partial Reset clears data, but retains programmable settings
- Retransmit operation with fixed, low first word data latency time
- . Empty, Full and Half-Full flags signal FIFO status
- Programmable Almost-Empty and Almost-Full flags, each flag can default to one of two preselected offsets
- Program partial flags by either serial or parallel means
- Select IDT Standard timing (using EF and FF flags) or First Word Fall Through timing (using OR and IR flags)
- Output enable puts data outputs into high impedance state
- · Easily expandable in depth and width


- Independent Read and Write clocks (permit reading and writing simultaneously)
- Available in the 64-pin Thin Quad Flat Pack (TQFP) and the 64-pin Slim Thin Quad Flat Pack (STQFP)
- High-performance submicron CMOS technology
- Industrial Temperature Range (-40°C to + 85°C) is available
- Green parts available, see ordering information

DESCRIPTION:

The IDT72V281/72V291 are exceptionally deep, high speed, CMOS First-In-First-Out (FIFO) memories with clocked read and write controls. These FIFOs offer numerous improvements over previous SuperSync FIFOs, including the following:

- The limitation of the frequency of one clock input with respect to the other has been removed. The Frequency Select pin (FS) has been removed, thus it is no longer necessary to select which of the two clock inputs, RCLK or WCLK, is running at the higher frequency.
- The period required by the retransmit operation is now fixed and short.
- The first word data latency period, from the time the first word is written to an
 empty FIFO to the time it can be read, is now fixed and short. (The variable
 clock cycle counting delay associated with the latency period found on
 previous SuperSyncdevices has been eliminated on this SuperSyncfamily.)

FUNCTIONAL BLOCK DIAGRAM



IDT and the IDT logo are registered trademarks of Integrated Device Technology, Inc. The SuperSync FIFO is a trademark of Integrated Device Technology, Inc. The SuperSync FIFO is a trademark of Integrated Device Technology, Inc. The SuperSync FIFO is a trademark of Integrated Device Technology, Inc. The SuperSync FIFO is a trademark of Integrated Device Technology, Inc. The SuperSync FIFO is a trademark of Integrated Device Technology, Inc. The SuperSync FIFO is a trademark of Integrated Device Technology, Inc. The SuperSync FIFO is a trademark of Integrated Device Technology, Inc. The SuperSync FIFO is a trademark of Integrated Device Technology, Inc. The SuperSync FIFO is a trademark of Integrated Device Technology, Inc. The SuperSync FIFO is a trademark of Integrated Device Technology, Inc. The SuperSync FIFO is a trademark of Integrated Device Technology, Inc. The SuperSync FIFO is a trademark of Integrated Device Technology, Inc. The SuperSync FIFO is a trademark of Integrated Device Technology, Inc. The SuperSync FIFO is a trademark of Integrated Device Technology, Inc. The SuperSync FIFO is a trademark of Integrated Device Technology, Inc. The SuperSync FIFO is a trademark of Integrated Device Technology, Inc. The SuperSync FIFO is a trademark of Integrated Device Technology, Inc. The SuperSync FIFO is a trademark of Integrated Device Technology, Inc. The SuperSync FIFO is a trademark of Integrated Device Technology, Inc. The SuperSync FIFO is a trademark of Integrated Device Technology, Inc. The SuperSync FIFO is a trademark of Integrated Device Technology, Inc. The SuperSync FIFO is a trademark of Integrated Device Technology, Inc. The SuperSync FIFO is a trademark of Integrated Device Technology, Inc. The SuperSync FIFO is a trademark of Integrated Device Technology, Inc. The SuperSync FIFO is a trademark of Integrated Device Technology, Inc. The SuperSync FIFO is a trademark of Integrated Device Technology, Inc. The SuperSync FIFO is a trademark of Integrated Device Technology, Inc. The SuperSync F

COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES

JANUARY 2018

DESCRIPTION (Continued)

SuperSync FIFOs are particularly appropriate for network, video, telecommunications, data communications and other applications that need to buffer large amounts of data.


The input port is controlled by a Write Clock (WCLK) input and a Write Enable (\overline{WEN}) input. Data is written into the FIFO on every rising edge of WCLK when \overline{WEN} is asserted. The output port is controlled by a Read Clock (RCLK) input and Read Enable (\overline{REN}) input. Data is read from the FIFO on every rising edge of RCLK when \overline{REN} is asserted. An Output Enable (\overline{OE}) input is provided for three-state control of the outputs.

The frequencies of both the RCLK and the WCLK signals may vary from 0 to fMAX with complete independence. There are no restrictions on the frequency of the one clock input with respect to the other.

There are two possible timing modes of operation with these devices: IDT Standard mode and First Word Fall Through (FWFT) mode.

In *IDT Standard mode,* the first word written to an empty FIFO will not appear on the data output lines unless a specific read operation is performed. A read operation, which consists of activating \overline{REN} and enabling a rising RCLK edge, will shift the word from internal memory to the data output lines.

PIN CONFIGURATIONS



TQFP (PN64, order code: PF) STQFP (PP64, order code: TF)

TOP VIEW

- 1. DC = Don't Care. Must be tied to GND or Vcc, cannot be left open.
- 2. This pin may either be tied to ground or left open.
- 3. DNC = Do Not Connect.

DESCRIPTION (Continued)

In FWFT mode, the first word written to an empty FIFO is clocked directly to the data output lines after three transitions of the RCLK signal. A \overline{REN} does not have to be asserted for accessing the first word. However, subsequent words written to the FIFO do require a LOW on \overline{REN} for access. The state of the FWFT/SI input during Master Reset determines the timing mode in use.

For applications requiring more data storage capacity than a single FIFO can provide, the FWFT timing mode permits depth expansion by chaining FIFOs in series (i.e. the data outputs of one FIFO are connected to the corresponding data inputs of the next). No external logic is required.

These FIFOs have five flag pins, $\overline{\text{EF}/\text{OR}}$ (Empty Flag or Output Ready), $\overline{\text{FF}/\text{IR}}$ (Full Flag or Input Ready), $\overline{\text{HF}}$ (Half-full Flag), $\overline{\text{PAE}}$ (Programmable Almost-Empty flag) and $\overline{\text{PAF}}$ (Programmable Almost-Full flag). The $\overline{\text{EF}}$ and $\overline{\text{FF}}$ functions are selected in IDT Standard mode. The $\overline{\text{IR}}$ and $\overline{\text{OR}}$ functions are selected in FWFT mode. $\overline{\text{HF}}$, $\overline{\text{PAE}}$ and $\overline{\text{PAF}}$ are always available for use, irrespective of timing mode.

 $\overline{\text{PAE}}$ and $\overline{\text{PAF}}$ can be programmed independently to switch at any point in memory. (See Table 1 and Table 2.) Programmable offsets determine the flag switching threshold and can be loaded by two methods: parallel or serial. Two default offset settings are also provided, so that $\overline{\text{PAE}}$ can be set to switch at 127 or 1,023 locations from the empty boundary and the $\overline{\text{PAF}}$ threshold can be set at 127 or 1,023 locations from the full boundary. These choices are made with the $\overline{\text{LD}}$ pin during Master Reset .

For serial programming, \overline{SEN} together with \overline{LD} on each rising edge of WCLK, are used to load the offset registers via the Serial Input (SI). For parallel programming, \overline{WEN} together with \overline{LD} on each rising edge of

WCLK, are used to load the offset registers via Dn. \overline{REN} together with \overline{LD} on each rising edge of RCLK can be used to read the offsets in parallel from Qn regardless of whether serial or parallel offset loading has been selected.

During Master Reset (MRS) the following events occur: The read and write pointers are set to the first location of the FIFO. The FWFT pin selects IDT Standard mode or FWFT mode. The \overline{LD} pin selects either a partial flag default setting of 127 with parallel programming or a partial flag default setting of 1,023 with serial programming. The flags are updated according to the timing mode and default offsets selected.

The Partial Reset (PRS) also sets the read and write pointers to the first location of the memory. However, the timing mode, partial flag programming method, and default or programmed offset settings existing before Partial Reset remain unchanged. The flags are updated according to the timing mode and offsets in effect. PRS is useful for resetting a device in mid-operation, when reprogramming partial flags would be undesirable.

The Retransmit function allows data to be reread from the FIFO more than once. A LOW on the \overline{RT} input during a rising RCLK edge initiates a retransmit operation by setting the read pointer to the first location of the memory array.

If, at any time, the FIFO is not actively performing an operation, the chip will automatically power down. Once in the power down state, the standby supply current consumption is minimized. Initiating any operation (by activating control inputs) will immediately take the device out of the power down state.

The IDT72V281/72V291 are fabricated using IDT's high speed submicron CMOS technology.




Figure 1. Block Diagram of Single 65,536 x 9 and 131,072 x 9 Synchronous FIFO

PIN DESCRIPTION

Symbol	Name	I/O	Description
D0-D8	Data Inputs	ı	Data inputs for a 9-bit bus.
MRS	Master Reset	I	MRS initializes the read and write pointers to zero and sets the output register to all zeroes. During Master Reset, the FIFO is configured for either FWFT or IDT Standard mode, one of two programmable flag default settings, and serial or parallel programming of the offset settings.
PRS	Partial Reset	I	PRS initializes the read and write pointers to zero and sets the output register to all zeroes. During Partial Reset, the existing mode (IDT or FWFT), programming method (serial or parallel), and programmable flag settings are all retained.
RT	Retransmit	I	RT asserted on the rising edge of RCLK initializes the READ pointer to zero, sets the EF flag to LOW (OR to HIGH in FWFT mode) temporarily and does not disturb the write pointer, programming method, existing timing mode or programmable flag settings. RT is useful to reread data from the first physical location of the FIFO.
FWFT/SI	First Word Fall Through/Serial In	I	During Master Reset, selects First Word Fall Through or IDT Standard mode. After Master Reset, this pin functions as a serial input for loading offset registers
WCLK	Write Clock	I	When enabled by WEN, the rising edge of WCLK writes data into the FIFO and offsets into the programmable registers for parallel programming, and when enabled by SEN, the rising edge of WCLK writes one bit of data into the programmable register for serial programming.
WEN	Write Enable	I	WEN enables WCLK for writing data into the FIFO memory and offset registers.
RCLK	Read Clock	I	When enabled by \overline{REN} , the rising edge of RCLK reads data from the FIFO memory and offsets from the programmable registers.
REN	Read Enable	I	REN enables RCLK for reading data from the FIFO memory and offset registers.
ŌĒ	Output Enable	I	OE controls the output impedance of Qn.
SEN	Serial Enable	I	SEN enables serial loading of programmable flag offsets.
LD	Load	I	During Master Reset, \overline{LD} selects one of two partial flag default offsets (127 or 1,023 and determines the flag offset programming method, serial or parallel. After Master Reset, this pin enables writing to and reading from the offset registers.
DC	Don't Care	I	This pin must be tied to either Vcc or GND and must not toggle after Master Reset.
FF/IR	Full Flag/ Input Ready	0	In the IDT Standard mode, the \overline{FF} function is selected. \overline{FF} indicates whether or not the FIFO memory is full. In the FWFT mode, the \overline{IR} function is selected. \overline{IR} indicates whether or not there is space available for writing to the FIFO memory.
EF/OR	Empty Flag/ Output Ready	0	In the IDT Standard mode, the $\overline{\sf EF}$ function is selected. $\overline{\sf EF}$ indicates whether or not the FIFO memory is empty. In FWFT mode, the $\overline{\sf OR}$ function is selected. $\overline{\sf OR}$ indicates whether or not there is valid data available at the outputs.
PAF	Programmable Almost-Full Flag	0	PAF goes LOW if the number of words in the FIFO memory is more than total word capacity of the FIFO minus the full offset value m, which is stored in the Full Offset register. There are two possible default values for m: 127 or 1,023.
PAE	Programmable Almost-Empty Flag	0	PAE goes LOW if the number of words in the FIFO memory is less than offset n, which is stored in the Empty Offset register. There are two possible default values for n: 127 or 1,023. Other values for n can be programmed into the device.
HF	Half-Full Flag	0	HF indicates whether the FIFO memory is more or less than half-full.
Q0-Q8	Data Outputs	0	Data outputs for a 9-bus.
Vcc	Power		+3.3 Volt power supply pins.
GND	Ground		Ground pins.

ABSOLUTE MAXIMUM RATINGS

Symbol	Rating	Commercial	Unit
VTERM	Terminal Voltage with respect to GND	-0.5 to +4.6	V
Tstg	Storage Temperature	-55 to +125	°C
lout	DC Output Current	-50 to +50	mA

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage(Com'l & Ind"l)	3.0	3.3	3.6	V
GND	Supply Voltage(Com'l & Ind'l)	0	0	0	V
Vih	Input High Voltage (Com'l & Ind'l)	2.0	1	Vcc + 0.5	٧
VIL ⁽¹⁾	Input Low Voltage (Com'l & Ind'l)	l	١	0.8	V
TA	Operating Temperature Commercial	0	1	70	°C
Та	Operating Temperature Industrial	-40	_	85	°C

NOTE:

1. 1.5V undershoots are allowed for 10ns once per cycle.

DC FLECTRICAL CHARACTERISTICS

(Commercial: $Vcc = 3.3V \pm 0.3V$, $TA = 0^{\circ}C$ to $+70^{\circ}C$; Industrial: $Vcc = 3.3V \pm 0.3V$, $TA = -40^{\circ}C$ to $+85^{\circ}C$)

Symbol	Parameter	Min.	Max.	Unit
ILI ⁽²⁾	Input Leakage Current	- 1	1	μA
ILO ⁽³⁾	Output Leakage Current	-10	10	μΑ
Vон	Output Logic "1" Voltage, IOH = -2 mA	2.4	_	V
Vol	Output Logic "0" Voltage, IOL = 8 mA	_	0.4	V
ICC1 ^(4,5,6)	Active Power Supply Current	_	55	mA
ICC2 ^(4,7)	Standby Current	_	20	mA

NOTES:

- 1. Industrial temperature range product for the 15ns speed grade is available as a standard device.
- 2. Measurements with $0.4 \le VIN \le VCC$.
- 3. $\overline{OE} \ge V_{IH}, 0.4 \le V_{OUT} \le V_{CC}$
- 4. Tested with outputs open (IOUT = 0).
- 5. RCLK and WCLK toggle at 20 MHz and data inputs switch at 10 MHz.
- 6. Typical Icc1 = 11 + 1.65*fs + 0.02*CL*fs (in mA) with Vcc = 3.3V, tA = 25°C, fs = WCLK frequency = RCLK frequency (in MHz, using TTL levels), data switching at fs/2, CL = capacitive load (in pF).
- 7. All Inputs = Vcc 0.2V or GND + 0.2V, except RCLK and WCLK, which toggle at 20 MHz.

CAPACITANCE (TA = +25°C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
CIN ⁽²⁾	Input Capacitance	VIN = 0V	10	pF
Соит ^(1,2)	Output Capacitance	Vout = 0V	10	pF

- 1. With output deselected, $(\overline{OE} \ge V_{IH})$.
- 2. Characterized values, not currently tested.

AC ELECTRICAL CHARACTERISTICS(1)

(Commercial: $Vcc = 3.3V \pm 0.3V$, $TA = 0^{\circ}C$ to $+70^{\circ}C$; Industrial: $Vcc = 3.3V \pm 3.3V$, $TA = -40^{\circ}C$ to $+85^{\circ}C$)

		IDT72V	nercial 281L10 /291L10	IDT72	& Ind'l ⁽²⁾ V281L15 /291L15	Com IDT72 IDT72		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
fs	Clock Cycle Frequency	_	100	_	66.7	_	50	MHz
tA	Data Access Time	2	6.5	2	10	2	12	ns
tclk	Clock Cycle Time	10		15	_	20	_	ns
tclkh	Clock High Time	4.5	_	6	_	8	_	ns
tclkl	Clock Low Time	4.5	_	6	_	8	_	ns
tos	Data Setup Time	3	_	4	_	5	_	ns
to _H	Data Hold Time	0.5	_	1	_	1	_	ns
tens	Enable Setup Time	3		4	_	5	_	ns
tenh	Enable Hold Time	0.5	_	1	_	1	_	ns
tlds	Load Setup Time	3	_	4	_	5	_	ns
t LDH	Load Hold Time	0.5	_	1	_	1	_	ns
trs	Reset Pulse Width ⁽³⁾	10	_	15	_	20	_	ns
trss	Reset Setup Time	10	_	15	_	20	_	ns
trsr	Reset Recovery Time	10	_	15	_	20	_	ns
trsf	Reset to Flag and Output Time	_	10	_	15	_	20	ns
trwrt	Mode Select Time	0	_	0	_	0	_	ns
trts	Retransmit Setup Time	3	_	4	_	5	_	ns
tolz	Output Enable to Output in Low Z ⁽⁴⁾	0	_	0	_	0	_	ns
toe	Output Enable to Output Valid	2	6	3	8	3	10	ns
tohz	Output Enable to Output in High Z ⁽⁴⁾	2	6	3	8	3	10	ns
twff	Write Clock to FF or IR	_	6.5	_	10	_	12	ns
tref	Read Clock to EF or OR		6.5	_	10	_	12	ns
tpaf	Write Clock to PAF	_	6.5	_	10	_	12	ns
t PAE	Read Clock to PAE		6.5	_	10	_	12	ns
thr	Clock to HF	_	16	_	20	_	22	ns
tskew1	Skew time between RCLK and WCLK for FF/IR	5	_	6	_	10	_	ns
tskew2	Skew time between RCLK and WCLK for PAE and PAF	12		15	_	20	_	ns
tskew3	Skew time between RCLK and WCLK for EF/OR	60	_	60	_	60	_	ns

- 1. All AC timings apply to both Standard IDT mode and First Word Fall Through mode.
- Industrial temperature range product for the 15ns speed grade is available as a standard device.
 Pulse widths less than minimum values are not allowed.
- 4. Values guarenteed by design, not currently tested.

AC TEST CONDITIONS

10 1201 001121110110						
Input Pulse Levels	GND to 3.0V					
Input Rise/Fall Times	3ns					
Input Timing Reference Levels	1.5V					
Output Reference Levels	1.5V					
Output Load	See Figure 2					




Figure 2. Output Load

* Includes jig and scope capacitances.

FUNCTIONAL DESCRIPTION

TIMING MODES: IDT STANDARD vs FIRST WORD FALL THROUGH (FWFT) MODE

The IDT72V281/72V291 support two different timing modes of operation: IDT Standard mode or First Word Fall Through (FWFT) mode. The selection of which mode will operate is determined during Master Reset, by the state of the FWFT/SI input.

If, at the time of Master Reset, FWFT/SI is LOW, then IDT Standard mode will be selected. This mode uses the Empty Flag (\overline{EF}) to indicate whether or not there are any words present in the FIFO. It also uses the Full Flag function (\overline{FF}) to indicate whether or not the FIFO has any free space for writing. In IDT Standard mode, every word read from the FIFO, including the first, must be requested using the Read Enable (\overline{REN}) and RCLK.

If, at the time of Master Reset, FWFT/SI is HIGH, then FWFT mode will be selected. This mode uses Output Ready (\overline{OR}) to indicate whether or not there is valid data at the data outputs (Q_n) . It also uses Input Ready (\overline{IR}) to indicate whether or not the FIFO has any free space for writing. In the FWFT mode, the first word written to an empty FIFO goes directly to Q_n after three RCLK rising edges, \overline{REN} = LOW is not necessary. Subsequent words must be accessed using the Read Enable (\overline{REN}) and RCLK.

Various signals, both input and output signals operate differently depending on which timing mode is in effect.

IDT STANDARD MODE

In this mode, the status flags, \overline{FF} , \overline{PAF} , \overline{HF} , \overline{PAE} , and \overline{EF} operate in the manner outlined in Table 1. To write data into to the FIFO, Write Enable (\overline{WEN}) must be LOW. Data presented to the DATA IN lines will be clocked into the FIFO on subsequent transitions of the Write Clock (WCLK). After the first write is performed, the Empty Flag (\overline{EF}) will go HIGH. Subsequent writes will continue to fill up the FIFO. The Programmable Almost-Empty flag (\overline{PAE}) will go HIGH after n + 1 words have been loaded into the FIFO, where n is the empty offset value. The default setting for this value is stated in the footnote of Table 1. This parameter is also user programmable. See section on Programmable Flag Offset Loading.

If one continued to write data into the FIFO, and we assumed no read operations were taking place, the Half-Full flag (\overline{HF}) would toggle to LOW once the 32,769th word for IDT72V281 and 65,537th word for IDT72V291 respectively was written into the FIFO. Continuing to write data into the FIFO will cause the Programmable Almost-Full flag (\overline{PAF}) to go LOW. Again, if no reads are performed, the \overline{PAF} will go LOW after (65,536-m) writes for the IDT72V281 and (131,072-m) writes for the IDT72V291. The offset "m" is the full offset value. The default setting for this value is stated in the footnote of Table 1. This parameter is also user programmable. See section on Programmable Flag Offset Loading.

When the FIFO is full, the Full Flag (\overline{FF}) will go LOW, inhibiting further write operations. If no reads are performed after a reset, \overline{FF} will go LOW after D writes to the FIFO. D = 65,536 writes for the IDT72V281 and 131,072 for the IDT72V291, respectively.

If the FIFO is full, the first read operation will cause $\overline{\text{FF}}$ to go HIGH. Subsequent read operations will cause $\overline{\text{PAF}}$ and $\overline{\text{HF}}$ to go HIGH at the conditions described in Table 1. If further read operations occur, without write operations, $\overline{\text{PAE}}$ will go LOW when there are n words in the FIFO, where n is the empty offset value. Continuing read operations will cause the FIFO to become empty. When the last word has been read from the FIFO, the $\overline{\text{EF}}$ will go LOW inhibiting further read operations. $\overline{\text{REN}}$ is ignored when the FIFO is empty.

When configured in IDT Standard mode, the $\overline{\text{EF}}$ and $\overline{\text{FF}}$ outputs are double register-buffered outputs.

Relevant timing diagrams for IDT Standard mode can be found in Figure 7,8 and 11.

FIRST WORD FALL THROUGH MODE (FWFT)

In this mode, the status flags, \overline{IR} , \overline{PAF} , \overline{HF} , \overline{PAE} , and \overline{OR} operate in the manner outlined in Table 2. To write data into to the FIFO, \overline{WEN} must be LOW. Data presented to the DATA IN lines will be clocked into the FIFO on subsequent transitions of WCLK. After the first write is performed, the Output Ready (\overline{OR}) flag will go LOW. Subsequent writes will continue to fill up the FIFO. \overline{PAE} will go HIGH after n + 2 words have been loaded into the FIFO, where n is the empty offset value. The default setting for this value is stated in the footnote of Table 2. This parameter is also user programmable. See section on Programmable Flag Offset Loading.

If one continued to write data into the FIFO, and we assumed no read operations were taking place, the \overline{HF} would toggle to LOW once the 32,770th word for the IDT72V281 and 65,538th word for the IDT72V291, respectively was written into the FIFO. Continuing to write data into the FIFO will cause the \overline{PAF} to go LOW. Again, if no reads are performed, the \overline{PAF} will go LOW after (65,537-m) writes for the IDT72V281 and (131,073-m) writes for the IDT72V291, where m is the full offset value. The default setting for this value is stated in the footnote of Table 2.

When the FIFO is full, the Input Ready (\overline{IR}) flag will go HIGH, inhibiting further write operations. If no reads are performed after a reset, \overline{IR} will go HIGH after D writes to the FIFO. D = 65,537 writes for the IDT72V281 and 131,073 writes for the IDT72V291, respectively. Note that the additional word in FWFT mode is due to the capacity of the memory plus output register.

If the FIFO is full, the first read operation will cause the \overline{IR} flag to go LOW. Subsequent read operations will cause the \overline{PAF} and \overline{HF} to go HIGH at the conditions described in Table 2. If further read operations occur, without write operations, the \overline{PAE} will go LOW when there are n + 1 words in the FIFO, where n is the empty offset value. Continuing read operations will cause the FIFO to become empty. When the last word has been read from the FIFO, \overline{OR} will go HIGH inhibiting further read operations. \overline{REN} is ignored when the FIFO is empty.

When configured in FWFT mode, the \overline{OR} flag output is triple register-buffered, and the \overline{IR} flag output is double register-buffered.

Relevant timing diagrams for FWFT mode can be found in Figure 9, 10 and 12.

PROGRAMMING FLAG OFFSETS

Full and Empty Flag offset values are user programmable. The IDT72V281/72V291 has internal registers for these offsets. Default settings are stated in the footnotes of Table 1 and Table 2. Offset values can be programmed into the FIFO in one of two ways; serial or parallel loading method. The selection of the loading method is done using the \overline{LD} (Load) pin. During Master Reset, the state of the \overline{LD} input determines whether serial or parallel flag offset programming is enabled. A HIGH on \overline{LD} during Master Reset selects serial loading of offset values and in addition, sets a default \overline{PAE} offset value of 3FFH (a threshold 1,023 words from the empty boundary), and a default \overline{PAE} offset value of \overline{LD} during Master Reset selects parallel loading of offset values, and in addition, sets a default \overline{PAE} offset value of 07FH (a threshold 127 words from the empty boundary), and a default \overline{PAE} offset value of 07FH (a threshold 127 words from the full boundary). See Figure 3, Offset Register Location and Default Values.

In addition to loading offset values into the FIFO, it also possible to read the current offset values. It is only possible to read offset values via parallel read.

Figure 4, *Programmable Flag Offset Programming Sequence*, summarizes the control pins and sequence for both serial and parallel programming modes. For a more detailed description, see discussion that follows.

The offset registers may be programmed (and reprogrammed) any time after Master Reset, regardless of whether serial or parallel programming has been selected.

TABLE 1—STATUS FLAGS FOR IDT STANDARD MODE

	72V281	72V291	FF	PAF	HF	PAE	ĒĒ
	0	0	Н	Н	Н	L	L
Number of	1 to n ⁽¹⁾	1 to n ⁽¹⁾	Н	Н	Н	L	Н
Words in	(n+1) to 32,768	(n+1) to 65,536	Н	Н	Н	Н	Н
FIFO	32,769 to (65,536-(m+1))	65,537 to (131,072-(m+1))	Н	Н	L	Н	Н
	(65,536-m) ⁽²⁾ to 65,535	(131,072-m) (2) to 131,071	Н	L	L	Н	Н
	65,536	131,072	L	L	L	Н	Н

NOTES

- 1. n = Empty Offset, Default Values: n = 127 when parallel offset loading is selected or n = 1,023 when serial offset loading is selected.
- 2. m = Full Offset, Default Values: m = 127 when parallel offset loading is selected or m = 1,023 when serial offset loading is selected.

TABLE 2—STATUS FLAGS FOR FWFT MODE

	72V281	72V291	ĪR	PAF	HF	PAE	ŌR
	0	0	L	Н	Η	L	Н
Number of	1 to n+1 ⁽¹⁾	1 to n+1 ⁽¹⁾	L	Н	Η	L	L
Words in	(n+2) to 32,769	(n+2) to 65,537	L	Н	Η	Н	L
FIFO	32,770 to (65,537-(m+1)) (2)	65,538 to (131,073-(m+1)) (2)	L	Н	L	Н	L
	(65,537-m) to 65,536	(131,073-m) to 131,072	L	L	L	Н	L
	65,537	131,073	Н	L	Ĺ	Н	L

NOTES

4513 drw 05

- 1. n = Empty Offset, Default Values: n = 127 when parallel offset loading is selected or n = 1,023 when serial offset loading is selected.
- 2. m = Full Offset, Default Values: m = 127 when parallel offset loading is selected or m = 1,023 when serial offset loading is selected.




Figure 3. Offset Register Location and Default Values

ĪŪ	WEN	REN	SEN	WCLK	RCLK	72V281	72V291
0	0	1	1		Х	Parallel write to registers: Empty Offset (LSB) Empty Offset (MSB) Full Offset (LSB) Full Offset (MSB)	Parallel write to registers: Empty Offset (LSB) Empty Offset (Mid-Byte) Empty Offset (MSB) Full Offset (LSB) Full Offset (Mid-Byte) Full Offset (MSB)
0	1	0	1	x		Parallel read from registers: Empty Offset (LSB) Empty Offset (MSB) Full Offset (LSB) Full Offset (MSB)	Parallel read from registers: Empty Offset (LSB) Empty Offset (Mid-Byte) Empty Offset (MSB) Full Offset (LSB) Full Offset (Mid-Byte) Full Offset (MSB)
0	1	1	0		Х	Serial shift into registers: 32 bits for the 72V281 1 bit for each rising WCLK edge Starting with Empty Offset (LSB) Ending with Full Offset (MSB)	Serial shift into registers: 34 bits for the 72V291 1 bit for each rising WCLK edge Starting with Empty Offset (LSB) Ending with Full Offset (MSB)
Х	1	1	1	Х	Х	No Operation	No Operation
1	0	Х	Х		Х	Write Memory	Write Memory
1	Х	0	Х	Х		Read Memory	Read Memory
1	1	1	x	х	Х	No Operation	No Operation
			-				4513 drw 07

- 1. The programming method can only be selected at Master Reset.
- 2. Parallel reading of the offset registers is always permitted regardless of which programming method has been selected.
- 3. The programming sequence applies to both IDT Standard and FWFT modes.

Figure 4. Programmable Flag Offset Programming Sequence

SERIAL PROGRAMMING MODE

If Serial Programming mode has been selected, as described above, then programming of \overline{PAE} and \overline{PAF} values can be achieved by using a combination of the \overline{LD} , \overline{SEN} , WCLK and SI input pins. Programming \overline{PAE} and \overline{PAF} proceeds as follows: when \overline{LD} and \overline{SEN} are set LOW, data on the SI input are written, one bit for each WCLK rising edge, starting with the Empty Offset LSB and ending with the Full Offset MSB. A total of 32 bits for the IDT72V281 and 34 bits for the IDT72V291. See Figure 13, *Serial Loading of Programmable Flag Registers*, for the timing diagram for this mode.

Using the serial method, individual registers cannot be programmed selectively. \overline{PAE} and \overline{PAF} can show a valid status only after the complete set of bits (for all offset registers) has been entered. The registers can be reprogrammed as long as the complete set of new offset bits is entered. When \overline{LD} is LOW and \overline{SEN} is HIGH, no serial write to the registers can occur.

Write operations to the FIFO are allowed before and during the serial programming sequence. In this case, the programming of all offset bits does not have to occur at once. A select number of bits can be written to the SI input and then, by bringing \overline{LD} and \overline{SEN} HIGH, data can be written to FIFO memory via Dn by toggling \overline{WEN} . When \overline{WEN} is brought HIGH with \overline{LD} and \overline{SEN} restored to a LOW, the next offset bit in sequence is written to the registers via SI. If an interruption of serial programming is desired, it is sufficient either to set \overline{LD} LOW and deactivate \overline{SEN} or to set \overline{SEN} LOW and deactivate \overline{LD} . Once \overline{LD} and \overline{SEN} are both restored to a LOW level, serial offset programming continues.

From the time serial programming has begun, neither partial flag will be valid until the full set of bits required to fill all the offset registers has been written. Measuring from the rising WCLK edge that achieves the above criteria; \overline{PAF} will be valid after two more rising WCLK edges plus tPAF, \overline{PAE} will be valid after the next two rising RCLK edges plus tPAE plus tSKEW2.

It is not possible to read the flag offset values in a serial mode.

PARALLEL MODE

If Parallel Programming mode has been selected, as described above, then programming of $\overline{\text{PAE}}$ and $\overline{\text{PAF}}$ values can be achieved by using a combination of the $\overline{\text{LD}}$, WCLK , $\overline{\text{WEN}}$ and Dn input pins. For the IDT72V281, programming $\overline{\text{PAE}}$ and $\overline{\text{PAF}}$ proceeds as follows: when $\overline{\text{LD}}$ and $\overline{\text{WEN}}$ are set LOW, data on the inputs Dn are written into the Empty Offset LSB Register on the first LOW-to-HIGH transition of WCLK. Upon the second LOW-to-HIGH transition of WCLK, data are written into the Empty Offset MSB Register. Upon the third LOW-to-HIGH transition of WCLK, data are written into the Full Offset LSB Register. Upon the fourth LOW-to-HIGH transition of WCLK, data are written into the Full Offset MSB Register. The fifth transition of WCLK writes, once again, to the Empty Offset LSB Register. See Figure 14, Parallel Loading of Programmable Flag Registers for the IDT72V281, for the timing diagram for this mode.

For the IDT72V291, programming PAE and PAF proceeds as follows: when LD and WEN are set LOW, data on the inputs Dn are written into the Empty Offset LSB Register on the first LOW-to-HIGH transition of WCLK. Upon the second LOW-to-HIGH transition of WCLK, data are written into the Empty Offset Mid-Byte Register. Upon the third LOW-to-HIGH transition of WCLK, data are written into the Empty Offset MSB Register. Upon the fourth LOW-to-HIGH transition of WCLK, data are written into the Full Offset LSB Register. Upon the fifth LOW-to-HIGH transition of WCLK, data are written into the Full Offset Mid-Byte Register.

Upon the sixth LOW-to-HIGH transition of WCLK, data are written into the Full Offset MSB Register. The seventh transition of WCLK writes, once again, into the Empty Offset LSB Register. See Figure 15, *Parallel Loading of Programmable Flag Registers for the IDT72V291*, for the timing diagram for this mode.

The act of writing offsets in parallel employs a dedicated write offset register pointer. The act of reading offsets employs a dedicated read offset register pointer. The two pointers operate independently; however, a read and a write should not be performed simultaneously to the offset registers. A Master Reset initializes both pointers to the Empty Offset (LSB) register. A Partial Reset has no effect on the position of these pointers.

Write operations to the FIFO are allowed before and during the parallel programming sequence. In this case, the programming of all offset registers does not have to occur at one time. One, two or more offset registers can be written and then by bringing \overline{LD} HIGH, write operations can be redirected to the FIFO memory. When \overline{LD} is set LOW again, and \overline{WEN} is LOW, the next offset register in sequence is written to. As an alternative to holding \overline{WEN} LOW and toggling \overline{LD} , parallel programming can also be interrupted by setting \overline{LD} LOW and toggling \overline{WEN} .

Note that the status of a partial flag (\$\overline{PAE}\$ or \$\overline{PAE}\$) output is invalid during the programming process. From the time parallel programming has begun, a partial flag output will not be valid until the appropriate offset word has been written to the register(s) pertaining to that flag. Measuring from the rising WCLK edge that achieves the above criteria; \$\overline{PAE}\$ will be valid after two more rising WCLK edges plus tPAE, \$\overline{PAE}\$ will be valid after the next two rising RCLK edges plus tPAE plus tSKEW2.

The act of reading the offset registers employs a dedicated read offset register pointer. The contents of the offset registers can be read on the Qo-Qn pins when \overline{LD} is set LOW and \overline{REN} is set LOW. For the IDT72V281, data are read via Qn from the Empty Offset LSB Register on the first LOW-to-HIGH transition of RCLK. Upon the second LOW-to-HIGH transition of RCLK, data are read from the Empty Offset MSB Register. Upon the third LOW-to-HIGH transition of RCLK, data are read from the Full Offset LSB Register. Upon the fourth LOW-to-HIGH transition of RCLK, data are read from the Full Offset MSB Register. The fifth transition of RCLK reads, once again, from the Empty Offset LSB Register. See Figure 16, *Parallel Read of Programmable Flag Registers for the IDT72V281*, for the timing diagram for this mode.

For the IDT72V291, data is read via Qn from the Empty Offset LSB Register on the first LOW-to-HIGH transition of RCLK. Upon the second LOW-to-HIGH transition of RCLK, data are read from the Empty Offset Mid-Byte Register. Upon the third LOW-to-HIGH transition of RCLK, data are read from the Empty Offset MSB Register. Upon the fourth LOW-to-HIGH transition of RCLK, data are read from the Full Offset LSB Register. Upon the fifth LOW-to-HIGH transition of RCLK, data are read from the Full Offset Mid-Byte Register. Upon the sixth LOW-to-HIGH transition of RCLK, data are read from the Full Offset MSB Register. The seventh transition of RCLK reads, once again, from the Empty Offset LSB Register. See Figure 17, Parallel Read of Programmable Flag Registers for the IDT72V291, for the timing diagram for this mode.

It is permissible to interrupt the offset register read sequence with reads or writes to the FIFO. The interruption is accomplished by deasserting \overline{REN} , \overline{LD} , or both together. When \overline{REN} and \overline{LD} are restored to a LOW level, reading of the offset registers continues where it left off. It should be noted, and care should be taken from the fact that when a parallel read of the flag offsets is performed, the data word that was present on the output lines Qn will be overwritten.

Parallel reading of the offset registers is always permitted regardless of which timing mode (IDT Standard or FWFT modes) has been selected.

RETRANSMIT OPERATION

The Retransmit operation allows data that has already been read to be accessed again. There are two stages: first, a setup procedure that resets the read pointer to the first location of memory, then the actual retransmit, which consists of reading out the memory contents, starting at the beginning of memory.

Retransmit setup is initiated by holding $\overline{\textbf{RT}}$ LOW during a rising RCLK edge. $\overline{\textbf{REN}}$ and $\overline{\textbf{WEN}}$ must be HIGH before bringing $\overline{\textbf{RT}}$ LOW. At least one word, but no more than D - 2 words should have been written into the FIFO between Reset (Master or Partial) and the time of Retransmit setup. D = 65,536 for the IDT72V281 and D = 131,072 for the IDT72V291 in IDT Standard mode. In FWFT mode, D = 65,537 for the IDT72V281 and D = 131,073 for the IDT72V291.

If IDT Standard mode is selected, the FIFO will mark the beginning of the Retransmit setup by setting $\overline{\text{EF}}$ LOW. The change in level will only be noticeable if $\overline{\text{EF}}$ was HIGH before setup. During this period, the internal read pointer is initialized to the first location of the RAM array.

When $\overline{\mathsf{EF}}$ goes HIGH, Retransmit setup is complete and read operations may begin starting with the first location in memory. Since IDT

Standard mode is selected, every word read including the first word following Retransmit setup requires a LOW on REN to enable the rising edge of RCLK. See Figure 11, *Retransmit Timing (IDT Standard Mode)*, for the relevant timing diagram.

If FWFT mode is selected, the FIFO will mark the beginning of the Retransmit setup by setting \overline{OR} HIGH. During this period, the internal read pointer is set to the first location of the RAM array.

When \overline{OR} goes LOW, Retransmit setup is complete; at the same time, the contents of the first location appear on the outputs. Since FWFT mode is selected, the first word appears on the outputs, no LOW on \overline{REN} is necessary. Reading all subsequent words requires a LOW on \overline{REN} to enable the rising edge of RCLK. See Figure 12, *Retransmit Timing (FWFT Mode)*, for the relevant timing diagram.

For either IDT Standard mode or FWFT mode, updating of the \overline{PAE} , \overline{HF} and \overline{PAF} flags begin with the rising edge of RCLK that \overline{RT} is setup. \overline{PAE} is synchronized to RCLK, thus on the second rising edge of RCLK after \overline{RT} is setup, the \overline{PAE} flag will be updated. \overline{HF} is asynchronous, thus the rising edge of RCLK that \overline{RT} is setup will update \overline{HF} . \overline{PAF} is synchronized to WCLK, thus the second rising edge of WCLK that occurs tskew after the rising edge of RCLK that \overline{RT} is setup will update \overline{PAF} . \overline{RT} is synchronized to RCLK.

SIGNAL DESCRIPTION

INPUTS:

DATA IN (Do - D8)

Data inputs for 9-bit wide data.

CONTROLS:

MASTER RESET (MRS)

A Master Reset is accomplished whenever the $\overline{\text{MRS}}$ input is taken to a LOW state. This operation sets the internal read and write pointers to the first location of the RAM array. $\overline{\text{PAE}}$ will go LOW, $\overline{\text{PAF}}$ will go HIGH, and $\overline{\text{HF}}$ will go HIGH.

If FWFT is LOW during Master Reset then the IDT Standard mode, along with \overline{EF} and \overline{FF} are selected. \overline{EF} will go LOW and \overline{FF} will go HIGH. If FWFT is HIGH, then the First Word Fall Through mode (FWFT), along with \overline{IR} and \overline{OR} , are selected. \overline{OR} will go HIGH and \overline{IR} will go LOW.

If $\overline{\text{LD}}$ is LOW during Master Reset, then $\overline{\text{PAE}}$ is assigned a threshold 127 words from the empty boundary and $\overline{\text{PAF}}$ is assigned a threshold 127 words from the full boundary; 127 words corresponds to an offset value of 07FH. Following Master Reset, parallel loading of the offsets is permitted, but not serial loading.

If $\overline{\text{LD}}$ is HIGH during Master Reset, then $\overline{\text{PAE}}$ is assigned a threshold 1,023 words from the empty boundary and $\overline{\text{PAF}}$ is assigned a threshold 1,023 words from the full boundary; 1,023 words corresponds to an offset value of 3FFH. Following Master Reset, serial loading of the offsets is permitted, but not parallel loading.

Parallel reading of the registers is always permitted. (See section describing the \overline{LD} pin for further details.)

During a Master Reset, the output register is initialized to all zeroes. A Master Reset is required after power up, before a write operation can take place. MRS is asynchronous.

See Figure 5, Master Reset Timing, for the relevant timing diagram.

PARTIAL RESET (PRS)

A Partial Reset is accomplished whenever the $\overline{\text{PRS}}$ input is taken to a LOW state. As in the case of the Master Reset, the internal read and write pointers are set to the first location of the RAM array, $\overline{\text{PAE}}$ goes LOW, $\overline{\text{PAF}}$ goes HIGH, and $\overline{\text{HF}}$ goes HIGH.

Whichever mode is active at the time of Partial Reset, IDT Standard mode or First Word Fall Through, that mode will remain selected. If the IDT Standard mode is active, then $\overline{\text{FF}}$ will go HIGH and $\overline{\text{EF}}$ will go LOW. If the First Word Fall Through mode is active, then $\overline{\text{OR}}$ will go HIGH, and $\overline{\text{IR}}$ will go LOW.

Following Partial Reset, all values held in the offset registers remain unchanged. The programming method (parallel or serial) currently active at the time of Partial Reset is also retained. The output register is initialized to all zeroes. PRS is asynchronous.

A Partial Reset is useful for resetting the device during the course of operation, when reprogramming partial flag offset settings may not be convenient.

See Figure 6, Partial Reset Timing, for the relevant timing diagram.

RETRANSMIT (RT)

The Retransmit operation allows data that has already been read to be accessed again. There are two stages: first, a setup procedure that resets the read pointer to the first location of memory, then the actual retransmit, which consists of reading out the memory contents, starting at the beginning of the memory.

Retransmit setup is initiated by holding \overline{RT} LOW during a rising RCLK edge. \overline{REN} and \overline{WEN} must be HIGH before bringing \overline{RT} LOW.

If IDT Standard mode is selected, the FIFO will mark the beginning of the Retransmit setup by setting $\overline{\text{EF}}$ LOW. The change in level will only be noticeable if $\overline{\text{EF}}$ was HIGH before setup. During this period, the internal read pointer is initialized to the first location of the RAM array.

When $\overline{\text{EF}}$ goes HIGH, Retransmit setup is complete and read operations may begin starting with the first location in memory. Since IDT Standard mode is selected, every word read including the first word following Retransmit setup requires a LOW on $\overline{\text{REN}}$ to enable the rising edge of RCLK. See Figure 11, *Retransmit Timing (IDT Standard Mode)*, for the relevant timing diagram.

If FWFT mode is selected, the FIFO will mark the beginning of the Retransmit setup by setting \overline{OR} HIGH. During this period, the internal read pointer is set to the first location of the RAM array.

When \overline{OR} goes LOW, Retransmit setup is complete; at the same time, the contents of the first location appear on the outputs. Since FWFT mode is selected, the first word appears on the outputs, no LOW on \overline{REN} is necessary. Reading all subsequent words requires a LOW on \overline{REN} to enable the rising edge of RCLK. See Figure 12, *Retransmit Timing (FWFT Mode)*, for the relevant timing diagram.

FIRST WORD FALL THROUGH/SERIAL IN (FWFT/SI)

This is a dual purpose pin. During Master Reset, the state of the FWFT/SI input determines whether the device will operate in IDT Standard mode or First Word Fall Through (FWFT) mode.

If, at the time of Master Reset, FWFT/SI is LOW, then IDT Standard mode will be selected. This mode uses the Empty Flag ($\overline{\text{EF}}$) to indicate whether or not there are any words present in the FIFO memory. It also uses the Full Flag function ($\overline{\text{FF}}$) to indicate whether or not the FIFO memory has any free space for writing. In IDT Standard mode, every word read from the FIFO, including the first, must be requested using the Read Enable ($\overline{\text{REN}}$) and RCLK.

If, at the time of Master Reset, FWFT/SI is HIGH, then FWFT mode will be selected. This mode uses Output Ready (\overline{OR}) to indicate whether or not there is valid data at the data outputs (Q_n) . It also uses Input Ready (\overline{IR}) to indicate whether or not the FIFO memory has any free space for writing. In the FWFT mode, the first word written to an empty FIFO goes directly to Q_n after three RCLK rising edges, $\overline{REN} = LOW$ is not necessary. Subsequent words must be accessed using the Read Enable (\overline{REN}) and RCLK.

After Master Reset, FWFT/SI acts as a serial input for loading $\overline{\text{PAE}}$ and $\overline{\text{PAF}}$ offsets into the programmable registers. The serial input function can only be used when the serial loading method has been selected during Master Reset. Serial programming using the FWFT/SI pin functions the same way in both IDT Standard and FWFT modes.

WRITE CLOCK (WCLK)

A write cycle is initiated on the rising edge of the WCLK input. Data setup and hold times must be met with respect to the LOW-to-HIGH transition of the WCLK. It is permissible to stop the WCLK. Note that while WCLK is idle, the $\overline{FF/IR}$, \overline{PAF} and \overline{HF} flags will not be updated. (Note that WCLK is only capable of updating \overline{HF} flag to LOW.) The Write and Read Clocks can either be independent or coincident.

WRITE ENABLE (WEN)

When the WEN input is LOW, data may be loaded into the FIFO RAM array on the rising edge of every WCLK cycle if the device is not full. Data is stored in the RAM array sequentially and independently of any ongoing read operation.

When $\overline{\text{WEN}}$ is HIGH, no new data is written in the RAM array on each WCLK cycle.

To prevent data overflow in the IDT Standard mode, $\overline{\text{FF}}$ will go LOW, inhibiting further write operations. Upon the completion of a valid read cycle, $\overline{\text{FF}}$ will go HIGH allowing a write to occur. The $\overline{\text{FF}}$ is updated by two WCLK cycles + tSKEW after the RCLK cycle.

To prevent data overflow in the FWFT mode, $\overline{\textbf{IR}}$ will go HIGH, inhibiting further write operations. Upon the completion of a valid read cycle, $\overline{\textbf{IR}}$ will go LOW allowing a write to occur. The $\overline{\textbf{IR}}$ flag is updated by two WCLK cycles + tskew after the valid RCLK cycle.

WEN is ignored when the FIFO is full in either FWFT or IDT Standard mode.

READ CLOCK (RCLK)

A read cycle is initiated on the rising edge of the RCLK input. Data can be read on the outputs, on the rising edge of the RCLK input. It is permissible to stop the RCLK. Note that while RCLK is idle, the $\overline{\text{EF}/\text{OR}}$, $\overline{\text{PAE}}$ and $\overline{\text{HF}}$ flags will not be updated. (Note that RCLK is only capable of updating the $\overline{\text{HF}}$ flag to HIGH.) The Write and Read Clocks can be independent or coincident.

READ ENABLE (REN)

When Read Enable is LOW, data is loaded from the RAM array into the output register on the rising edge of every RCLK cycle if the device is not empty.

When the $\overline{\text{REN}}$ input is HIGH, the output register holds the previous data and no new data is loaded into the output register. The data outputs Qo-Qn maintain the previous data value.

In the IDT Standard mode, every word accessed at Qn, including the first word written to an empty FIFO, must be requested using \overline{REN} . When the last word has been read from the FIFO, the Empty Flag (\overline{EF}) will go LOW, inhibiting further read operations. \overline{REN} is ignored when the FIFO is empty. Once a write is performed, \overline{EF} will go HIGH allowing a read to occur. The \overline{EF} flag is updated by two RCLK cycles + tSKEW after the valid WCLK cycle.

In the FWFT mode, the first word written to an empty FIFO automatically goes to the outputs Q_n , on the third valid LOW to HIGH transition of RCLK+ tskew after the first write. \overline{REN} does not need to be asserted LOW. In order to access all other words, a read must be executed using \overline{REN} . The RCLK LOW to HIGH transition after the last word has been read from the FIFO, Output Ready (\overline{OR}) will go HIGH with a true read (RCLK with \overline{REN} = LOW), inhibiting further read operations. \overline{REN} is ignored when the FIFO is empty.

SERIAL ENABLE (SEN)

The \overline{SEN} input is an enable used only for serial programming of the offset registers. The serial programming method must be selected during Master Reset. \overline{SEN} is always used in conjunction with \overline{LD} . When these lines are both LOW, data at the SI input can be loaded into the program register one bit for each LOW-to-HIGH transition of WCLK. (See Figure 4.)

When SEN is HIGH, the programmable registers retains the previous settings and no offsets are loaded. SEN functions the same way in both IDT Standard and FWFT modes.

OUTPUT ENABLE (OE)

When Output Enable is enabled (LOW), the parallel output buffers receive data from the output register. When \overline{OE} is HIGH, the output data bus (Qn) goes into a high impedance state.

LOAD (LD)

This is a dual purpose pin. During Master Reset, the state of the \overline{LD} input determines one of two default offset values (127 or 1,023) for the \overline{PAE} and

 \overline{PAF} flags, along with the method by which these offset registers can be programmed, parallel or serial. After Master Reset, \overline{LD} enables write operations to and read operations from the offset registers. Only the offset loading method currently selected can be used to write to the registers. Offset registers can be read only in parallel. A LOW on \overline{LD} during Master Reset selects a default \overline{PAE} offset value of 07FH (a threshold 127 words from the empty boundary), a default \overline{PAF} offset value of 07FH (a threshold 127 words from the full boundary), and parallel loading of other offset value of 3FFH (a threshold 1,023 words from the empty boundary), a default \overline{PAE} offset value of 3FFH (a threshold 1,023 words from the full boundary), and serial loading of other offset values.

After Master Reset, the \overline{LD} pin is used to activate the programming process of the flag offset values \overline{PAE} and \overline{PAF} . Pulling \overline{LD} LOW will begin a serial loading or parallel load or read of these offset values. See Figure 4, *Programmable Flag Offset Programming Sequence*.

OUTPUTS:

FULL FLAG (FF/IR)

This is a dual purpose pin. In IDT Standard mode, the Full Flag (\overline{FF}) function is selected. When the FIFO is full, \overline{FF} will go LOW, inhibiting further write operations. When \overline{FF} is HIGH, the FIFO is not full. If no reads are performed after a reset (either \overline{MRS} or \overline{PRS}), \overline{FF} will go LOW after D writes to the FIFO (D = 65,536 for the IDT72V281 and 131,072 for the IDT72V291). See Figure 7, *Write Cycle and Full Flag Timing (IDT Standard Mode)*, for the relevant timing information.

In FWFT mode, the Input Ready (\overline{IR}) function is selected. \overline{IR} goes LOW when memory space is available for writing in data. When there is no longer any free space left, \overline{IR} goes HIGH, inhibiting further write operations. If no reads are performed after a reset (either \overline{MRS} or \overline{PRS}), \overline{IR} will go HIGH after D writes to the FIFO (D = 65,537 for the IDT72V281 and 131,073 for the IDT72V291) See Figure 9, *Write Timing (FWFT Mode)*, for the relevant timing information.

The $\overline{\textbf{IR}}$ status not only measures the contents of the FIFO memory, but also counts the presence of a word in the output register. Thus, in FWFT mode, the total number of writes necessary to deassert $\overline{\textbf{IR}}$ is one greater than needed to assert $\overline{\textbf{FF}}$ in IDT Standard mode.

 $\overline{FF}/\overline{IR}$ is synchronous and updated on the rising edge of WCLK. $\overline{FF}/\overline{IR}$ are double register-buffered outputs.

EMPTY FLAG (EF/OR)

This is a dual purpose pin. In the IDT Standard mode, the Empty Flag (EF) function is selected. When the FIFO is empty, EF will go LOW, inhibiting further read operations. When EF is HIGH, the FIFO is not empty. See Figure 8, *Read Cycle, Empty Flag and First Word Latency Timing (IDT Standard Mode)*, for the relevant timing information.

In FWFT mode, the Output Ready (\overline{OR}) function is selected. \overline{OR} goes LOW at the same time that the first word written to an empty FIFO appears valid on the outputs. \overline{OR} stays LOW after the RCLK LOW to HIGH transition that shifts the last word from the FIFO memory to the outputs. \overline{OR} goes HIGH only with a true read (RCLK with \overline{REN} = LOW). The previous data stays at the outputs, indicating the last word was read. Further data reads are inhibited until \overline{OR} goes LOW again. See Figure 10, *Read Timing (FWFT Mode)*, for the relevant timing information.

EF/OR is synchronous and updated on the rising edge of RCLK. In IDT Standard mode, EF is a double register-buffered output. In FWFT mode, OR is a triple register-buffered output.

PROGRAMMABLE ALMOST-FULL FLAG (PAF)

The Programmable Almost-Full flag (PAF) will go LOW when the FIFO reaches the almost-full condition. In IDT Standard mode, if no reads are performed after reset (MRS), PAF will go LOW after (D - m) words are written to the FIFO. The PAF will go LOW after (65,536-m) writes for the IDT72V281 and (131,072-m) writes for the IDT72V291. The offset "m" is the full offset value. The default setting for this value is stated in the footnote of Table 1

In FWFT mode, the \overline{PAF} will go LOW after (65,537-m) writes for the IDT72V281 and (131,073-m) writes for the IDT72V291, where m is the full offset value. The default setting for this value is stated in the footnote of Table 2

See Figure 18, *Programmable Almost-Full Flag Timing (IDT Standard and FWFT Mode)*, for the relevant timing information.

PAF is synchronous and updated on the rising edge of WCLK.

PROGRAMMABLE ALMOST-EMPTY FLAG (PAE)

The Programmable Almost-Empty flag (PAE) will go LOW when the FIFO reaches the almost-empty condition. In IDT Standard mode, PAE will go LOW when there are n words or less in the FIFO. The offset "n" is the empty offset value. The default setting for this value is stated in the footnote of Table 1.

In FWFT mode, the \overline{PAE} will go LOW when there are n+1 words or less in the FIFO. The default setting for this value is stated in the footnote of Table 2.

See Figure 19, *Programmable Almost-Empty Flag Timing (IDT Standard and FWFT Mode)*, for the relevant timing information.

PAE is synchronous and updated on the rising edge of RCLK.

HALF-FULL FLAG (HF)

This output indicates a half-full FIFO. The rising WCLK edge that fills the FIFO beyond half-full sets \overline{HF} LOW. The flag remains LOW until the difference between the write and read pointers becomes less than or equal to half of the total depth of the device; the rising RCLK edge that accomplishes this condition sets \overline{HF} HIGH.

In IDT Standard mode, if no reads are performed after reset (\overline{MRS} or \overline{PRS}), \overline{HF} will go LOW after (D/2 + 1) writes to the FIFO, where D = 65,536 for the IDT72V281 and 131,072 for the IDT72V291.

In FWFT mode, if no reads are performed after reset (\overline{MRS} or \overline{PRS}), \overline{HF} will go LOW after (D-1/2 + 2) writes to the FIFO, where D = 65,537 for the IDT72V281 and 131,073 for the IDT72V291.

See Figure 20, Half-Full Flag Timing (IDT Standard and FWFT Modes), for the relevant timing information. Because \overline{HF} is updated by both RCLK and WCLK, it is considered asynchronous.

DATA OUTPUTS (Q0-Q8)

(Qo - Q8) are data outputs for 9-bit wide data.




Figure 5. Master Reset Timing






Figure 6. Partial Reset Timing




- 1. tskew1 is the minimum time between a rising RCLK edge and a rising WCLK edge to guarantee that FF will go high (after one WCLK cycle pus twrf). If the time between the rising edge of the RCLK and the rising edge of the WCLK is less than tskew1, then the FF deassertion may be delayed one extra WCLK cycle.
- 2. \overline{LD} = HIGH, \overline{OE} = LOW, \overline{EF} = HIGH

Figure 7. Write Cycle and Full Flag Timing (IDT Standard Mode)



- 1. tskews is the minimum time between a rising WCLK edge and a rising RCLK edge to guarantee that EF will go HIGH (after one RCLK cycle plus treef). If the time between the rising edge of WCLK and the rising edge of RCLK is less than tskews, then EF deassertion may be delayed one extra RCLK cycle.
- 2. \overline{LD} = HIGH.
- 3. First data word latency: 60ns + tREF + 1*TRCLK.

Figure 8. Read Cycle, Empty Flag and First Data Word Latency Timing (IDT Standard Mode)



1. tskews is the minimum time between a rising WCLK edge and a rising RCLK edge to guarantee that OR will go LOW after two RCLK cycles plus tref. If the time between the rising edge of WCLK and the rising edge of RCLK is less than tskews, then OR assertion may be delayed one extra RCLK cycle.

1 EXENZ IS THE MINIMUM TIME DETWEEN A ISING WOLK EDGE AND A ISING ROLK EDGE TO GUARANTEE THAT PAE WILL OF HIGH After ONE ROLK CYCLE PLUS THAT. If the time between the rising edge of WOLK and the rising edge of WOLK and the rising edge of ROLK IS LESS than tskewz, then the PAE deassertion may be delayed one extra RCLK cycle. 2


 \overline{LD} = HIGH, \overline{OE} = LOW

 $n = \overline{PAE}$ offset, $m = \overline{PAF}$ offset and D = maximum FIFO depth.ς.

D = 65,537 for the IDT72V281 and 131,073 for the IDT72V291

First data word latency: 60ns + tref + 2*Trclk.

Figure 9. Write Timing (First Word Fall Through Mode)



1. tskewr is the minimum time between a rising RCLK edge and a rising WCLK edge to guarantee that IR will go LOW after one WCLK cycle plus twrr. If the time between the rising edge of RCLK and the rising edge of WCLK is less than tskewr, then the IR assertion may be delayed one extra WCLK cycle.


tskews is the minimum time between a rising RCLK edge and a rising WCLK edge to guarantee that PAF will go HIGH after one WCLK cycle plus tpar. If the time between the rising edge of RCLK and the rising edge of WCLK is less than tskew, then the PAF deassertion may be delayed one extra WCLK cycle. 2

LD = HIGH

 $n = \overline{PAE}$ Offset, $m = \overline{PAF}$ offset and D = maximum FIFO depth.


D = 65,537 for the IDT72V281 and 131,073 for the IDT72V291.

Figure 10. Read Timing (First Word Fall Through Mode)




- 1. Retransmit setup is complete after $\overline{\text{EF}}$ returns HIGH, only then can a read operation begin.
- 2. $\overline{OE} = LOW$
- 3. W₁ = first word written to the FIFO after Master Reset, W₂ = second word written to the FIFO after Master Reset.
- 4. No more than D 2 may be written to the FIFO between Reset (Master or Partial) and Retransmit setup. Therefore, FF will be HIGH throughout the Retransmit setup procedure. D = 65,536 for the IDT72V281 and 131,072 for the IDT72V291.
- 5. EF goes HIGH at 60ns + 1 RCLK cycle + tref.

Figure 11. Retransmit Timing (IDT Standard Mode)



- 1. Retransmit setup is complete after $\overline{\mathsf{OR}}$ returns LOW.
- 2. No more than D 2 words may be written to the FIFO between Reset (Master or Partial) and Retransmit setup. Therefore, IR will be LOW throughout the Retransmit setup procedure. D = 65,537 for the IDT72V281 and 131,073 for the IDT72V291.
- 3. $\overline{OE} = LOW$
- 4. W₁, W₂, W₃ = first, second and third words written to the FIFO after Master Reset.
- 5. OR goes LOW at 60ns + 2 RCLK cycles + tref.

Figure 12. Retransmit Timing (FWFT Mode)



NOTE:

1. X = 15 for the IDT72V281 and X = 16 for the IDT72V291.

Figure 13. Serial Loading of Programmable Flag Registers (IDT Standard and FWFT Modes)




Figure 14. Parallel Loading of Programmable Flag Registers (IDT Standard and FWFT Modes) for the IDT72V281




Figure 15. Parallel Loading of Programmable Flag Registers (IDT Standard and FWFT Modes) for the IDT72V291




Figure 16. Parallel Read of Programmable Flag Registers (IDT Standard and FWFT Modes) for the IDT72V281






Figure 17. Parallel Read of Programmable Flag Registers (IDT Standard and FWFT Modes) for the IDT72V291



- 1. $m = \overline{PAF}$ offset
- 2. D = maximum FIFO depth.
 - In IDT Standard mode: D = 65,536 for the IDT72V281 and 131,072 for the IDT72V291.
 - In FWFT mode: D = 65,537 for the IDT72V281 and 131,073 for the IDT72V291.
- 3. tskewz is the minimum time between a rising RCLK edge and a rising WCLK edge to guarantee that PAF will go HIGH (after one WCLK cycle plus tPAF). If the time between the rising edge of RCLK and the rising edge of WCLK is less than tskewz, then the PAF deassertion time may be delayed one extra WCLK cycle.
- 4. PAF is asserted and updated on the rising edge of WCLK only.


Figure 18. Programmable Almost-Full Flag Timing (IDT Standard and FWFT Modes)



NOTES:

- 1. $n = \overline{PAE}$ offset.
- 2. For IDT Standard mode
- 3. For FWFT mode.
- 4. tskew2 is the minimum time between a rising WCLK edge and a rising RCLK edge to guarantee that PAE will go HIGH (after one RCLK cycle plus tpAE). If the time between the rising edge of WCLK and the rising edge of RCLK is less than tskew2, then the PAE deassertion may be delayed one extra RCLK cycle.
- 5. PAE is asserted and updated on the rising edge of WCLK only.

Figure 19. Programmable Almost-Empty Flag Timing (IDT Standard and FWFT Modes)



- 1. For IDT Standard mode: D = maximum FIFO depth. D = 65,536 for the IDT72V281 and 131,072 for the IDT72V291.
- 2. For FWFT mode: D = maximum FIFO depth. D = 65,537 for the IDT72V281 and 131,073 for the IDT72V291.

Figure 20. Half-Full Flag Timing (IDT Standard and FWFT Modes)


OPTIONAL CONFIGURATIONS

WIDTH EXPANSION CONFIGURATION

Word width may be increased simply by connecting together the control signals of multiple devices. Status flags can be detected from any one device. The exceptions are the \overline{EF} and \overline{FF} functions in IDT Standard mode and the \overline{IR} and \overline{OR} functions in FWFT mode. Because of variations in skew between RCLK and WCLK, it is possible for $\overline{EF}/\overline{FF}$ deassertion and $\overline{IR}/\overline{OR}$ assertion to vary by one cycle between FIFOs. In IDT Standard mode,

such problems can be avoided by creating composite flags, that is, ANDing \overline{EF} of every FIFO, and separately ANDing \overline{FF} of every FIFO. In FWFT mode, composite flags can be created by ORing \overline{OR} of every FIFO, and separately ORing \overline{IR} of every FIFO.

Figure 21 demonstrates a width expansion using two IDT72V281/72V291 devices. Do - D8 from each device form a 18-bit wide input bus and Qo-Q8 from each device form a 18-bit wide output bus. Any word width can be attained by adding additional IDT72V281/72V291 devices.



NOTES:

- 1. Use an AND gate in IDT Standard mode, an OR gate in FWFT mode.
- 2. Do not connect any output control signals directly together.
- 3. FIFO #1 and FIFO #2 must be the same depth, but may be different word widths.

Figure 21. Block Diagram of 65,536 x 18 and 131,072 x 18 Width Expansion

DEPTH EXPANSION CONFIGURATION (FWFT MODE ONLY)

The IDT72V281 can easily be adapted to applications requiring depths greater than 65,536 and 131,072 for the IDT72V291 with a 9-bit bus width. In FWFT mode, the FIFOs can be connected in series (the data outputs of one FIFO connected to the data inputs of the next) with no external logic necessary. The resulting configuration provides a total depth equivalent to the sum of the depths associated with each single FIFO. Figure 22 shows a depth expansion using two IDT72V281/72V291 devices.

Care should be taken to select FWFT mode during Master Reset for all FIFOs in the depth expansion configuration. The first word written to an empty configuration will pass from one FIFO to the next ("ripple down") until it finally appears at the outputs of the last FIFO in the chain–no read operation is necessary but the RCLK of each FIFO must be free-running. Each time the data word appears at the outputs of one FIFO, that device's \overline{OR} line goes LOW, enabling a write to the next FIFO in line.

For an empty expansion configuration, the amount of time it takes for \overline{OR} of the last FIFO in the chain to go LOW (i.e. valid data to appear on the last

FIFO's outputs) after a word has been written to the first FIFO is the sum of the delays for each individual FIFO:

where N is the number of FIFOs in the expansion and TRCLK is the RCLK period. Note that extra cycles should be added for the possibility that the tskews specification is not met between WCLK and transfer clock, or RCLK and transfer clock, for the $\overline{\text{OR}}$ flag.

The "ripple down" delay is only noticeable for the first word written to an empty depth expansion configuration. There will be no delay evident for subsequent words written to the configuration.

The first free location created by reading from a full depth expansion configuration will "bubble up" from the last FIFO to the previous one until it finally moves into the first FIFO of the chain. Each time a free location is created in one FIFO of the chain, that FIFO's $\overline{\text{IR}}$ line goes LOW, enabling the preceding FIFO to write a word to fill it.




Figure 22. Block Diagram of 131,072 x 9 and 262,144 x 9 Depth Expansion


For a full expansion configuration, the amount of time it takes for \overline{IR} of the first FIFO in the chain to go LOW after a word has been read from the last FIFO is the sum of the delays for each individual FIFO:

where N is the number of FIFOs in the expansion and TWCLK is the WCLK period. Note that extra cycles should be added for the possibility that the

tskew1 specification is not met between RCLK and transfer clock, or WCLK and transfer clock, for the \overline{IR} flag.

The Transfer Clock line should be tied to either WCLK or RCLK, whichever is faster. Both these actions result in data moving, as quickly as possible, to the end of the chain and free locations to the beginning of the chain.

ORDERING INFORMATION



NOTES:

- 1. Industrial temperature range product for the 15ns speed grade is available as a standard device.
- Green parts are available, for specific speeds and packages contact your sales office.LEAD FINISH (SnPb) parts are in EOL process. Product Discontinuation Notice PDN# SP-17-02

DATASHEET DOCUMENT HISTORY

04/24/2001 pgs. 1, 5, 6 and 26.

02/11/2009 pg. 26.

10/31/2014 pg. 1, 2 and 26.

01/09/2018 Product Discontinuation Notice - PDN# SP-17-02

Last time buy expires June 15, 2018.

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:

www.renesas.com/contact/

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Renesas Electronics:

72V281L10FF8 72V291L20TF8 72V291L20PF8 72V281L15PFGI 72V291L10TFG

72V281L10PFG 72V281L15PFGI8 72V281L15TFI8 72V291L15TFI8 72V281L10TF8 72V291L10TF8

72V281L15PFI8 72V281L10PF8 72V291L10PF8 72V291L20PF 72V281L20PF 72V281L20TF 72V291L20TF

72V281L10TF 72V291L10TF 72V281L10PF 72V291L10PF 72V281L15PF 72V291L15PF 72V281L15TF

72V291L15TF 72V291L15TF8 72V281L15TF8 72V281L15PF8 72V291L15PF8 72V291L15TFI 72V281L15TFI

72V281L15PFI 72V281L10PFG8 72V291L10TFG8 72V281L10TFG 72V281L15TFGI 72V281L15TFGI8

72V281L10TFG8 72V291L15PFI 72V291L15PFI8