

3.3 VOLT CMOS SyncFIFO™ 256 x 9, 512 x 9, 1,024 x 9, 2,048 x 9, 4,096 x 9 and 8,192 x 9

IDT72V201, IDT72V211 IDT72V221, IDT72V231 IDT72V241, IDT72V251

LEAD FINISH (SnPb) ARE IN EOL PROCESS - LAST TIME BUY EXPIRES JUNE 15, 2018

FEATURES:

- 256 x 9-bit organization IDT72V201
- 512 x 9-bit organization IDT72V211
- 1,024 x 9-bit organization IDT72V221
- 2,048 x 9-bit organization IDT72V231
- 4,096 x 9-bit organization IDT72V241
- 8,192 x 9-bit organization IDT72V251
- 10 ns read/write cycle time
- 5V input tolerant
- · Read and Write clocks can be independent
- Dual-Ported zero fall-through time architecture
- · Empty and Full Flags signal FIFO status
- Programmable Almost-Empty and Almost-Full flags can be set to any depth
- Programmable Almost-Empty and Almost-Full flags default to Empty+7, and Full-7, respectively
- · Output Enable puts output data bus in high-impedance state
- Advanced submicron CMOS technology
- Available in 32-pin plastic leaded chip carrier (PLCC) and 32-pin plastic Thin Quad FlatPack (TQFP)
- Industrial temperature range (-40°C to +85°C) is available
- · Green parts available, see ordering information

DESCRIPTION:

The IDT72V201/72V211/72V221/72V231/72V241/72V251 SyncFIFOs™


are very high-speed, low-power First-In, First-Out (FIFO) memories with clocked read and write controls. The architecture, functional operation and pin assignments are identical to those of the IDT72201/72211/72221/72231/72241/72251, but operate at a power supply voltage (Vcc) between 3.0V and 3.6V. These devices have a 256, 512, 1,024, 2,048, 4,096 and 8,192 x 9-bit memory array, respectively. These FIFOs are applicable for a wide variety of data buffering needs such as graphics, local area networks and interprocessor communication.

These FIFOs have 9-bit input and output ports. The input port is controlled by a free-running clock (WCLK), and two Write Enable pins ($\overline{WEN1}$, WEN2). Data is written into the Synchronous FIFO on every rising clock edge when the Write Enable pins are asserted. The output port is controlled by another clock pin (RCLK) and two Read Enable pins ($\overline{REN1}$, $\overline{REN2}$). The Read Clock can be tied to the Write Clock for single clock operation or the two clocks can run asynchronous of one another for dual-clock operation. An Output Enable pin (\overline{OE}) is provided on the read port for three-state control of the output.

The Synchronous FIFOs have two fixed flags, Empty ($\overline{\text{EF}}$) and Full ($\overline{\text{FF}}$). Two programmable flags, Almost-Empty ($\overline{\text{PAE}}$) and Almost-Full ($\overline{\text{PAF}}$), are provided for improved system control. The programmable flags default to Empty+7 and Full-7 for $\overline{\text{PAE}}$ and $\overline{\text{PAF}}$, respectively. The programmable flag offset loading is controlled by a simple state machine and is initiated by asserting the Load pin ($\overline{\text{LD}}$).


These FIFOs are fabricated using high-speed submicron CMOS technology.


FUNCTIONAL BLOCK DIAGRAM



IDT and the IDT logo are registered trademarks of Integrated Device Technology, Inc. SyncFIFO is a trademark of Integrated Device Technology, Inc.

PIN CONFIGURATION





PIN DESCRIPTIONS

Symbol	Name	I/O	Description
Do-D8	Data Inputs	1	Data inputs for a 9-bit bus.
RS	Reset	Ι	When \overline{RS} is set LOW, internal read and write pointers are set to the first location of the RAM array, \overline{FF} and \overline{PAF} go HIGH, and \overline{PAE} and \overline{EF} go LOW. A Reset is required before an initial Write after power-up.
WCLK	Write Clock	1	Data is written into the FIFO on a LOW-to-HIGH transition of WCLK when the Write Enable(s) are asserted.
WEN1	Write Enable 1	_	If the FIFO is configured to have programmable flags, WEN1 is the only Write Enable pin. When WEN1 is LOW, data is written into the FIFO on every LOW-to-HIGH transition WCLK. If the FIFO is configured to have two write enables, WEN1 must be LOW and WEN2 must be HIGH to write data into the FIFO. Data will not be written into the FIFO if the FF is LOW.
WEN2/LD	Write Enable 2/ Load	1	The FIFO is configured at Reset to have either two write enables or programmable flags. If WEN2/LD is HIGH at Reset, this pin operates as a second write enable. If WEN2/LD is LOW at Reset, this pin operates as a control to load and read the programmable flag offsets. If the FIFO is configured to have two write enables, WEN1 must be LOW and WEN2 must be HIGH to write data into the FIFO. Data will not be written into the FIFO if the FF is LOW. If the FIFO is configured to have programmable flags, WEN2/LD is held LOW to write or read the programmable flag offsets.
Q0-Q8	Data Outputs	0	Data outputs for a 9-bit bus.
RCLK	Read Clock		Data is read from the FIFO on a LOW-to-HIGH transition of RCLK when REN1 and REN2 are asserted.
REN1	Read Enable 1	I	When REN1 and REN2 are LOW, data is read from the FIFO on every LOW-to-HIGH transition of RCLK. Data will not be read from the FIFO if the EF is LOW.
REN2	Read Enable 2	Ι	When REN1 and REN2 are LOW, data is read from the FIFO on every LOW-to-HIGH transition of RCLK. Data will not be read from the FIFO if the EF is LOW.
ŌĒ	Output Enable	I	When $\overline{\text{OE}}$ is LOW, the data output bus is active. If $\overline{\text{OE}}$ is HIGH, the output data bus will be in a high-impedance state.
ĒĒ	Empty Flag	0	When EF is LOW, the FIFO is empty and further data reads from the output are inhibited. When EF is HIGH, the FIFO is not empty. EF is synchronized to RCLK.
PĀĒ	Programmable Almost-Empty Flag	0	When PAE is LOW, the FIFO is almost-empty based on the offset programmed into the FIFO. The default offset at reset is Empty+7. PAE is synchronized to RCLK.
PAF	Programmable Almost-Full Flag	0	When PAF is LOW, the FIFO is almost-full based on the offset programmed into the FIFO. The default offset at reset is Full-7. PAF is synchronized to WCLK.
FF	Full Flag	0	When FF is LOW, the FIFO is full and further data writes into the input are inhibited. When FF is HIGH, the FIFO is not full. FF is synchronized to WCLK.
Vcc	Power		One 3.3V volt power supply pin.
GND	Ground		One 0 volt ground pin.

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Com'l & Ind'l	Unit
VTERM ⁽²⁾	Terminal Voltage with	-0.5 to +5	V
	Respect to GND		
Тѕтс	Storage Temperature	-55 to +125	°C
Іоит	DC Output Current	-50 to +50	mA

NOTE:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause
 permanent damage to the device. This is a stress rating only and functional operation
 of the device at these or any other conditions above those indicated in the operational
 sections of the specification is not implied. Exposure to absolute maximum rating
 conditions for extended periods may affect reliability.
- 2. VCC terminal only.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	3.0	3.3	3.6	V
	Commercial/Industrial				
GND	Supply Voltage	0	0	0	V
VIH	Input High Voltage	2.0	_	5.5	V
	Commercial/Industrial				
VIL	Input Low Voltage	-0.5	_	0.8	V
	Commercial/Industrial				
Та	Operating Temperature	0	_	70	°C
	Commercial				
Та	Operating Temperature	-40	_	85	°C
	Industrial				

DC ELECTRICAL CHARACTERISTICS

(Commercial: $VCC = 3.3V \pm 0.3V$, $TA = 0^{\circ}C$ to $+70^{\circ}C$; Industrial: $VCC = 3.3V \pm 0.3V$, $TA = -40^{\circ}C$ to $+85^{\circ}C$)

		Cor	IDT72V201 IDT72V211 IDT72V221 IDT72V231 IDT72V241 IDT72V251 Commercial and Industrial ⁽¹⁾ tclk = 10, 15, 20 ns			
Symbol	Parameter	Min.	Тур.	Max.	Unit	
ILI ⁽²⁾	Input Leakage Current (Any Input)	-1	_	1	μΑ	
ILO ⁽³⁾	Output Leakage Current	-10	_	10	μΑ	
Vон	Output Logic "1" Voltage, Ioн = –2mA	2.4	_	_	V	
Vol	Output Logic "0" Voltage, IoL = 8mA	_	_	0.4	V	
ICC1 ^(4,5,6)	Active Power Supply Current	_	_	20	mA	
ICC2 ^(4,7)	Standby Current	_	_	5	mA	

NOTES:

- 1. Industrial temperature range product for the 15ns speed grade is available as a standard device. All other speed grades are available by special order.
- 2. Measurements with 0.4 \leq VIN \leq VCC.
- 3. $\overline{\text{OE}} \ge \text{V}_{\text{IH}}$, $0.4 \le \text{V}_{\text{OUT}} \le \text{V}_{\text{CC}}$.
- 4. Tested with outputs disabled (IouT = 0).
- 5. RCLK and WCLK toggle at 20 MHz and data inputs switch at 10 MHz.
- 6. Typical Icc1 = 0.17 + 0.48*fs + 0.02*CL*fs (in mA) with Vcc = 3.3V, TA = 25°C, fs = WCLK frequency = RCLK frequency (in MHz, using TTL levels), data switching at fs/2, CL = capacitive load (in pF).
- 7. All Inputs = Vcc 0.2V or GND + 0.2V, except RCLK and WCLK, which toggle at 20 MHz.

CAPACITANCE (TA = +25°C, f = 1.0MHz)

Symbol	Parameter	Conditions	Max.	Unit
CIN ⁽²⁾	Input Capacitance	VIN = 0V	10	pF
Cout ^(1,2)	Output Capacitance	Vout = 0V	10	pF

NOTES:

- 1. With output deselected ($\overline{OE} \ge VIH$).
- 2. Characterized values, not currently tested.

AC ELECTRICAL CHARACTERISTICS(1)

(Commercial: $VCC = 3.3 \pm 0.3 \text{V}$, $TA = 0^{\circ}\text{C}$ to $+ 70^{\circ}\text{C}$; Industrial: $VCC = 3.3 \pm 0.3 \text{V}$, $TA = -40^{\circ}\text{C}$ to $+ 85^{\circ}\text{C}$)


	$\frac{7000}{1000}$	1	mercial		& Ind'I ⁽²⁾	Comr	mercial	
		l	V201L10		/201L15	IDT72V201L20		
		IDT72V211L10		IDT72V211L15		IDT72V211L20		
		1	V221L10	IDT72V221L15		IDT72V221L20		
			V231L10	1	/231L15 /241L15		/231L20	
			V241L10 V251L10	l	/241L15 /251L15	IDT72V241L20 IDT72V251L20		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
fs	Clock Cycle Frequency	_	100	_	66.7	_	50	MHz
t _A	Data Access Time	2	6.5	2	10	2	12	ns
tclk	Clock Cycle Time	10	_	15	_	20	_	ns
tclkh	Clock High Time	4.5	_	6	_	8	_	ns
tclkl	Clock Low Time	4.5	_	6	_	8	_	ns
tos	Data Setup Time	3	_	4	_	5	_	ns
tон	Data Hold Time	0.5	_	1	_	1	_	ns
tens	Enable Setup Time	3	_	4	_	5	_	ns
tenh	Enable Hold Time	0.5	_	1	_	1	_	ns
trs	Reset Pulse Width ⁽¹⁾	10	_	15	_	20	_	ns
trss	Reset Setup Time	8	_	10	_	12	_	ns
trsr	Reset Recovery Time	8	_	10	_	12	_	ns
trsf	Reset to Flag and Output Time	_	10	_	15	_	20	ns
tolz	Output Enable to Output in Low-Z ⁽³⁾	0	_	0	_	0	_	ns
toe	Output Enable to Output Valid	3	_	3	8	3	10	ns
tонz	Output Enable to Output in High-Z ⁽³⁾	3	_	3	8	3	10	ns
twff	Write Clock to Full Flag	_	6.5	_	10	_	12	ns
tref	Read Clock to Empty Flag	_	6.5	_	10	_	12	ns
t af	Write Clock to Almost-Full Flag	_	6.5	_	10	_	12	ns
t AE	Read Clock to Almost-Empty Flag	_	6.5	_	10	_	12	ns
tskew1	Skew time between Read Clock & Write Clock for Empty Flag &Full Flag	5	_	6	_	8	_	ns
tskew2	Skew time between Read Clock & Write Clock for Almost-Empty Flag & Almost-Full Flag	14	_	18	_	20	_	ns

NOTES:

- 1. Pulse widths less than minimum values are not allowed.
- 2. Industrial temperature range is available by special order for speed grades faster than 15ns.
- 3. Values guaranteed by design, not currently tested.

ACTEST CONDITIONS

710 1201 001101110110	•
In Pulse Levels	GND to 3.0V
Input Rise/Fall Times	3ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
OutputLoad	See Figure 1



or equivalent circuit Figure 1. Output Load *Includes jig and scope capacitances.

SIGNAL DESCRIPTIONS

INPUTS:

DATA IN (D0 - D8)

Data inputs for 9-bit wide data.

CONTROLS:

RESET (RS)

Reset is accomplished whenever the Reset (\overline{RS}) input is taken to a LOW state. During reset, both internal read and write pointers are set to the first location. A reset is required after power-up before a write operation can take place. The Full Flag (\overline{FF}) and Programmable Almost-Full Flag (\overline{PAF}) will be reset to HIGH after trs. The Empty Flag (\overline{EF}) and Programmable Almost-Empty Flag (\overline{PAE}) will be reset to LOW after trs. During reset, the output register is initialized to all zeros and the offset registers are initialized to their default values.

WRITE CLOCK (WCLK)

A write cycle is initiated on the LOW-to-HIGH transition of the Write Clock (WCLK). Data setup and hold times must be met in respect to the LOW-to-HIGH transition of the Write Clock (WCLK). The Full Flag (FF) and Programmable Almost-Full Flag (PAF) are synchronized with respect to the LOW-to-HIGH transition of the Write Clock (WCLK).

The Write and Read clocks can be asynchronous or coincident.

WRITE ENABLE 1 (WEN1)

If the FIFO is configured for programmable flags, Write Enable 1 ($\overline{WEN1}$) is the only enable control pin. In this configuration, when Write Enable 1 ($\overline{WEN1}$) is low, data can be loaded into the input register and RAM array on the LOW-to-HIGH transition of every Write Clock (WCLK). Data is stored in the RAM array sequentially and independently of any on-going read operation.

In this configuration, when Write Enable 1 ($\overline{WEN1}$) is HIGH, the input register holds the previous data and no new data is allowed to be loaded into the register.

If the FIFO is configured to have two write enables, which allows for depth expansion, there are two enable control pins. See Write Enable 2 paragraph below for operation in this configuration.

To prevent data overflow, the Full Flag (\overline{FF}) will go LOW, inhibiting further write operations. Upon the completion of a valid read cycle, the Full Flag (\overline{FF}) will go HIGH after twff, allowing a valid write to begin. Write Enable 1 $(\overline{WEN1})$ is ignored when the FIFO is full.

READ CLOCK (RCLK)

Data can be read on the outputs on the LOW-to-HIGH transition of the Read Clock (RCLK). The Empty Flag ($\overline{\text{EF}}$) and Programmable Almost-Empty Flag ($\overline{\text{PAE}}$) are synchronized with respect to the LOW-to-HIGH transition of the Read Clock (RCLK).

The Write and Read clocks can be asynchronous or coincident.

READ ENABLES (REN1, REN2)

When both Read Enables (REN1, REN2) are LOW, data is read from the RAM array to the output register on the LOW-to-HIGH transition of the Read Clock (RCLK).

When either Read Enable (REN1, REN2) is HIGH, the output register holds the previous data and no new data is allowed to be loaded into the register.

When all the data has been read from the FIFO, the Empty Flag (EF) will go LOW, inhibiting further read operations. Once a valid write operation has been accomplished, the Empty Flag ($\overline{\text{EF}}$) will go HIGH after tREF and a valid read can begin. The Read Enables ($\overline{\text{REN1}}$, $\overline{\text{REN2}}$) are ignored when the FIFO is empty.

OUTPUT ENABLE (OE)

When Output Enable (\overline{OE}) is enabled (LOW), the parallel output buffers receive data from the output register. When Output Enable (\overline{OE}) is disabled (HIGH), the Q output data bus is in a high-impedance state.

WRITE ENABLE 2/LOAD (WEN2/LD)

This is a dual-purpose pin. The FIFO is configured at Reset to have programmable flags or to have two write enables, which allows depth expansion. If Write Enable 2/Load (WEN2/ \overline{LD}) is set high at Reset (\overline{RS} = LOW), this pin operates as a second Write Enable pin.

If the FIFO is configured to have two write enables, when Write Enable (WEN1) is LOW and Write Enable 2/Load (WEN2/LD) is HIGH, data can be loaded into the input register and RAM array on the LOW-to-HIGH transition of every Write Clock (WCLK). Data is stored in the RAM array sequentially and independently of any on-going read operation.

In this configuration, when Write Enable (WEN1) is HIGH and/or Write Enable 2/Load (WEN2/LD) is LOW, the input register holds the previous data and no new data is allowed to be loaded into the register.

To prevent data overflow, the Full Flag (\overline{FF}) will go LOW, inhibiting further write operations. Upon the completion of a valid read cycle, the Full Flag (\overline{FF}) will go HIGH after twff, allowing a valid write to begin. Write Enable 1 ($\overline{WEN1}$) and Write Enable 2/Load ($\overline{WEN2}$) are ignored when the FIFO is full.

The FIFO is configured to have programmable flags when the Write Enable 2/Load (WEN2/LD) is set LOW at Reset (\overline{RS} = LOW). The IDT72V201/72V211/72V221/72V231/72V241/72V251 devices contain four 8-bit offset registers which can be loaded with data on the inputs, or read on the outputs. See Figure 3 for details of the size of the registers and the default values.

If the FIFO is configured to have programmable flags when the Write Enable 1 (WEN1) and Write Enable 2/Load (WEN2/ \overline{LD}) are set low, data on the inputs D is written into the Empty (Least Significant Bit) Offset register on the first LOW-to-HIGH transition of the Write Clock (WCLK). Data is written into the Empty (Most Significant Bit) Offset register on the second LOW-to-HIGH transition of the Write Clock (WCLK), into the Full (Least Significant Bit) Offset register on the third transition, and into the Full (Most Significant Bit) Offset register on the fourth transition. The fifth transition of the Write Clock (WCLK) again writes to the Empty (Least Significant Bit) Offset register.

However, writing all offset registers does not have to occur at one time. One or two offset registers can be written and then by bringing the Write Enable 2/Load (WEN2/ $\overline{\text{LD}}$) pin HIGH, the FIFO is returned to normal read/write operation. When the Write Enable 2/Load (WEN2/ $\overline{\text{LD}}$) pin is set LOW, and Write Enable 1 ($\overline{\text{WEN1}}$) is LOW, the next offset register in sequence is written.

The contents of the offset registers can be read on the output lines when the Write Enable 2/Load (WEN2/ \overline{LD}) pin is set low and both Read Enables (REN1, REN2) are set LOW. Data can be read on the LOW-to-HIGH transition of the Read Clock (RCLK).

A read and write should not be performed simultaneously to the offset registers.

ĪŪ	WEN1	WCLK	Selection			
0	0		Empty Offset (LSB) Empty Offset (MSB) Full Offset (LSB) Full Offset (MSB)			
0	1		No Operation			
1	0		Write Into FIFO			
1	1		No Operation			

NOTES:

- 1. For the purposes of this table, WEN2 = VIH.
- The same selection sequence applies to reading from the registers. REN1 and REN2
 are enabled and read is performed on the LOW-to-HIGH transition of RCLK.

Figure 2. Write Offset Register




Figure 3. Offset Register Location and Default Values

OUTPUTS:

FULL FLAG (FF)

The Full Flag ($\overline{\text{FF}}$) will go LOW, inhibiting further write operation, when the device is full. If no reads are performed after Reset ($\overline{\text{RS}}$), the Full Flag ($\overline{\text{FF}}$) will go LOW after 256 writes for the IDT72V201, 512 writes for the IDT72V211, 1,024 writes for the IDT72V221, 2,048 writes for the IDT72V231, 4,096 writes for the IDT72V241 and 8,192 writes for the IDT72V251.

The Full Flag (\overline{FF}) is synchronized with respect to the LOW-to-HIGH transition of the Write Clock (WCLK).

EMPTY FLAG (EF)

The Empty Flag ($\overline{\text{EF}}$) will go LOW, inhibiting further read operations, when the read pointer is equal to the write pointer, indicating the device is empty.

The Empty Flag (EF) is synchronized with respect to the LOW-to-HIGH transition of the Read Clock (RCLK).

PROGRAMMABLE ALMOST-FULL FLAG (PAF)

The Programmable Almost-Full flag (\overline{PAF}) will go LOW when the FIFO reaches the almost-full condition. If no reads are performed after Reset (\overline{RS}), the Programmable Almost-Full flag (\overline{PAF}) will go LOW after (256-m) writes for the IDT72V201, (512-m) writes for the IDT72V211, (1,024-m) writes for the

IDT72V221, (2,048-m) writes for the IDT72V231, (4,096-m) writes for the IDT72V241 and (8,192-m) writes for the IDT72V251. The offset "m" is defined in the Full Offset registers.

If there is no full offset specified, the Programmable Almost-Full flag (PAF) will go LOW at Full-7 words.

The Programmable Almost-Full flag (\overline{PAF}) is synchronized with respect to the LOW-to-HIGH transition of the Write Clock (WCLK).

PROGRAMMABLE ALMOST-EMPTY FLAG (PAE)

The Programmable Almost-Empty flag (\overline{PAE}) will go LOW when the read pointer is "n+1" locations less than the write pointer. The offset "n" is defined in the Empty Offset registers. If no reads are performed after Reset the Programmable Almost-Empty flag (\overline{PAE}) will go HIGH after "n+1" for the IDT72V201/72V211/72V221/72V231/72V241/72V251.

If there is no empty offset specified, the Programmable Almost-Empty flag (\overline{PAE}) will go LOW at Empty+7 words.

The Programmable Almost-Empty flag (\overline{PAE}) is synchronized with respect to the LOW-to-HIGH transition of the Read Clock (RCLK).

DATA OUTPUTS (Q0 - Q8)

Data outputs for a 9-bit wide data.


TABLE 1 — STATUS FLAGS

NUMBER OF WORDS IN FIFO						
IDT72V201	IDT72V211	IDT72V221	FF	PAF	PAE	ĒĒ
0	0	0	Н	Н	L	L
1 to n ⁽¹⁾	1 to n ⁽¹⁾	1 to n ⁽¹⁾	Н	Н	L	Н
(n+1) to (256-(m+1))	(n+1) to (512-(m+1))	(n+1) to (1,024-(m+1))	Н	Н	Н	Н
(256-m) ⁽²⁾ to 255	(512-m) ⁽²⁾ to 511	(1,024-m) ⁽²⁾ to 1,023	Н	L	Н	Н
256	512	1,024	L	L	Н	Н

NUMBER OF WORDS IN FIFO						
IDT72V231	IDT72V241	IDT72V251	FF	PAF	PAE	ĒĒ
0	0	0	Н	Н	L	L
1 to n ⁽¹⁾	1 to n ⁽¹⁾	1 to n ⁽¹⁾	Н	Н	L	Н
(n+1) to (2,048-(m+1))	(n+1) to (4,096-(m+1))	(n+1) to (8,192-(m+1))	Н	Н	Н	Н
(2,048-m) ⁽²⁾ to 2,047	(4,096-m) ⁽²⁾ to 4,095	(8,192-m) ⁽²⁾ to 8,191	Н	L	Н	Н
2,048	4,096	8,192	L	L	Н	Н

NOTES


- 1. n = Empty Offset (n = 7 default value)
- 2. m = Full Offset (m = 7 default value)



NOTES:

- 1. Holding WEN2/LD HIGH during reset will make the pin act as a second write enable pin. Holding WEN2/LD LOW during reset will make the pin act as a load enable for the programmable flag offset registers.
- 2. After reset, the outputs will be LOW if $\overline{OE} = 0$ and high-impedance if $\overline{OE} = 1$.
- 3. The clocks (RCLK, WCLK) can be free-running during reset.


Figure 4. Reset Timing



NOTE:


1. tskew1 is the minimum time between a rising RCLK edge and a rising WCLK edge for FF to change during the current clock cycle. If the time between the rising edge of RCLK and the rising edge of WCLK is less than tskew1, then FF may not change state until the next WCLK edge.

Figure 5. Write Cycle Timing




1. tskew1 is the minimum time between a rising WCLK edge and a rising RCLK edge for EF to change during the current clock cycle. If the time between the rising edge of RCLK and the rising edge of WCLK is less than tskew1, then EF may not change state until the next RCLK edge.

Figure 6. Read Cycle Timing



tskew1 < minimum specification, tfrl = 2tclk + tskew1 or tclk + tskew1
The Latency Timings apply only at the Empty Boundary (EF = LOW).


Figure 7. First Data Word Latency Timing



NOTE:

1. Only one of the two Write Enable inputs, $\overline{\text{WEN1}}$ or $\overline{\text{WEN2}}$, needs to go inactive to inhibit writes to the FIFO.


Figure 8. Full Flag Timing



NOTE:

1. When tskew1 \geq minimum specification, tfrl maximum = tclk + tskew1 tskew1 < minimum specification, tfrl maximum = 2tclk + tskew1 or tclk + tskew1. The Latency Timings apply only at the Empty Boundary ($\overline{\text{EF}}$ = LOW).


Figure 9. Empty Flag Timing



NOTES:

- 1. $m = \overline{PAF}$ offset.
- 2. 256 m words in FIFO for IDT72V201, 512 m words for IDT72V211, 1,024 m words for IDT72V221, 2,048 m words for IDT72V231, 4,096 m words for IDT72V241, 8,192 m words for IDT72V251.
- 3. tskew2 is the minimum time between a rising RCLK edge and a rising WCLK edge for PAF to change during that clock cycle. If the time between the rising edge of RCLK and the rising edge of WCLK is less than tskew2, then PAF may not change state until the next WCLK rising edge.
- 4. If a write is performed on this rising edge of the write clock, there will be Full (m-1) words in the FIFO when PAF goes LOW.

Figure 10. Programmable Full Flag Timing



NOTES:

- 1. $n = \overline{PAE}$ offset.
- 2. tskew is the minimum time between a rising WCLK edge and a rising RCLK edge for PAE to change during that clock cycle. If the time between the rising edge of WCLK and the rising edge of RCLK is less than tskew, then PAE may not change state until the next RCLK rising edge.
- 3. If a read is performed on this rising edge of the read clock, there will be Empty + (n-1) words in the FIFO when PAE goes LOW.

Figure 11. Programmable Empty Flag Timing




Figure 12. Write Offset Registers Timing




Figure 13. Read Offset Registers Timing

OPERATING CONFIGURATIONS SINGLE DEVICE CONFIGURATION

A single IDT72V201/72V211/72V221/72V231/72V241/72V251 may be used when the application requirements are for 256/512/1,024/2,048/4,096/8,192 words or less. When these FIFOs are in a Single Device Configuration,

the Read Enable 2 ($\overline{REN2}$) control input can be grounded (see Figure 14). In this configuration, the Write Enable 2/Load (WEN2/ \overline{LD}) pin is set LOW at Reset so that the pin operates as a control to load and read the programmable flag offsets.




Figure 14. Block Diagram of Single 256 x 9, 512 x 9, 1,024 x 9, 2,048 x 9, 4,096 x 9 and 8,192 x 9 Synchronous FIFO

WIDTH EXPANSION CONFIGURATION

Word width may be increased simply by connecting the corresponding input controls signals of multiple devices. A composite flag should be created for each of the end-point status flags ($\overline{\text{EF}}$ and $\overline{\text{FF}}$). The partial status flags ($\overline{\text{AE}}$ and $\overline{\text{AF}}$) can be detected from any one device. Figure 15 demonstrates a 18-bit word width by using two IDT72V201/72V211/72V221/72V231/72V241/72V251s. Any word width can be attained by adding additional IDT72V201/72V211/72V221/72V231/72V241/72V251s.

When these devices are in a Width Expansion Configuration, the Read Enable 2 ($\overline{REN2}$) control input can be grounded (see Figure 15). In this configuration, the Write Enable 2/Load (WEN2/ \overline{LD}) pin is set LOW at Reset so that the pin operates as a control to load and read the programmable flag offsets.

DEPTH EXPANSION

The IDT72V201/72V211/72V221/72V231/72V241/72V251 can be adapted to applications when the requirements are for greater than 256/512/

1,024/2,048/4,096/8,192 words. The existence of two enable pins on the read and write port allow depth expansion. The Write Enable 2/Load pin is used as a second write enable in a depth expansion configuration thus the programmable flags are set to the default values. Depth expansion is possible by using one enable input for system control while the other enable input is controlled by expansion logic to direct the flow of data. A typical application would have the expansion logic alternate data access from one device to the next in a sequential manner. These FIFOs operate in the Depth Expansion configuration when the following conditions are met:

- 1. The WEN2/ LD pin is held HIGH during Reset so that this pin operates a second Write Enable.
- 2. External logic is used to control the flow of data.

Please see the Application Note" DEPTH EXPANSION OF IDT'S SYNCHRONOUS FIFOS USING THE RING COUNTER APPROACH" for details of this configuration.





Figure 15. Block Diagram of 256 x 18, 512 x 18, 1,024 x 18, 2,048 x 18, 4,096 x 18 and 8,192 x 18

Synchronous FIFO Used in a Width Expansion Configuration

ORDERING INFORMATION



4092 drw 18

NOTES:

- 1. Industrial temperature range product for the 15ns is available as a standard device. All other speed grades are available by special order.
- Green parts available. For specific speeds and packages contact your sales office.
 LEAD FINISH (SnPb) parts are in EOL process. Product Discontinuation Notice PDN# SP-17-02

DATASHEET DOCUMENT HISTORY

01/11/2002 pg. 3. 02/01/2002 pg. 3. 02/08/2006 pgs. 1 and 14. 10/22/2008 pg. 14. 08/08/2013 pgs. 1, 13 and 14.

03/19/2018 Product Discontinuation Notice - PDN# SP-17-02

Last time buy expires June 15, 2018.

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:

www.renesas.com/contact/

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Renesas Electronics:

72V211L10J 72V21L10F8 72V241L10FF8 72V241L10PF8 72V251L15PFGI 72V231L10PF8 72V251L15JGI8 72V21L10PFG
72V211L10J 72V21L15J 72V221L15PFGI 72V251L15PFGI 72V231L10PFG 72V251L15JGI8 72V221L10PFG
72V211L10PFG 72V251L10PFG 72V241L10PFG 72V241L10PFG 72V231L10PFG 72V201L20J8 72V241L20J8 72V241L20J8 72V241L20J8 72V241L10J 72V241L15J 72V241L15PFI8
72V221L15PFG8 72V221L15PFI8 72V231L15PFI8 72V201L15PFI8 72V251L10JG8 72V221L10PF8
72V201L10PF8 72V241L10PF8 72V231L10PF8 72V251L10PF8 72V211L10PF8 72V221L15PFI8 72V221L15PFI8 72V221L15PFI8 72V221L15PFI8 72V221L10PF8 72V221L10PF8 72V221L10PF8 72V221L10PF8 72V221L15PF 72V221L10PF 72V221L10PF 72V221L10PF 72V221L10PF 72V221L10PF 72V221L10PF 72V221L10PF 72V221L10PF 72V221L10PF 72V221L10J8 72V221L10J8 72V221L10J8 72V221L10J8 72V221L10J8 72V221L10J8 72V221L10J8 72V221L10J8 72V221L15PF8 72V221L15J8 72V221L15J8 72V221L15J8 72V221L15J8 72V221L15J8 72V221L15J8 72V221L15J8 72V221L15J8 72V221L15PF8 72V221L15PF9 72V221L