SPECIFICATION

PART NO. : OEL9M0072-Y-E



This specification may be changed without any notice in order to improve performance or quality etc.

Please contact OLED R&D department TRULY Semiconductors LTD. for updated specification and product status before designing for this product or releasing the order.

PRODUCT CONTENTS

- n PHYSICAL DATA
- n ABSOLUTE MAXIMUM RATINGS
- n EXTERNAL DIMENSIONS
- n ELECTRICAL CHARACTERISTICS
- n TIMING OF POWER SUPPLY
- n ELECTRO-OPTICAL CHARACTERISTICS
- n Interface PIN Connections
- n COMMAND TABLE
- n INITIALIZATION CODE
- n SCHEMATIC EXAMPLE
- n RELIABILITY TESTS
- n OUTGOING QUALITY CONTROL SPECIFICATION
- n CAUTIONS IN USING OLED MODULE

TRU	/LY ®信利	Customer	
Written by Wang Gui		App	roved by
Checked by	ZhangWeicang		
Approved by	SuJunhai		



REVISION HISTORY

Rev.	Contents	Date
0.0	Preliminary	2010-11-10
0.1	Update ELECTRO-OPTICAL CHARACTERISTICS and OUTGOING QUALITY CONTROL SPECIFICATION	2011-05-25
1.0	Update INITIALIZATION CODE and IIC INTERFACE	11-08-2011



TRULY[®]信利 TRULY SEMICONDUCTORS LTD. Rev: 1.0

n PHYSICAL DATA

No.	Items:	Specification:	Unit
1	Diagonal Size	1.54	Inch
2	Resolution	128(H) x 64(V)	Dots
3	Active Area	35.04(W) x 17.51(H)	mm
4	Outline Dimension (Panel)	42.04(W) x 27.22(H)	mm
5	Pixel Pitch	0.274(W) x 0.274(H)	mm
6	Pixel Size	0.249(W) x 0.249(H)	mm
7	Driver IC	SSD1305Z	-
8	Display Color	Yellow	-
9	Gray Scale	1	Bit
10	Interface	Parallel / SPI/IIC	-
11	IC package type	COG	-
12	Thickness	1.5±0.1	mm
13	Weight	TBD	g
14	Duty	1/64	-

n ABSOLUTE MAXIMUM RATINGS

Voltage Referenced to VSS


Items		Symbol	Min	Тур.	Max	Unit
Supply	Logic	$V_{ m DD}$	-0.3	-	4.0	V
Voltage	Driving	V_{CC}	-0.3	-	16.0	V
Operating Temperature		Тор	-20	-	70	${\mathbb C}$
Storage Temperature		Tst	-30	-	80	$^{\circ}\! \mathbb{C}$
Humidity		-	-	-	90	%RH

NOTE:

Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect reliability.



n EXTERNAL DIMENSIONS



n ELECTRICAL CHARACTERISTICS

◆ DC Characteristics

Condition (Unless otherwise specified): Voltage referenced to Vss, $V_{DD} = 2.4$ to 3.5V, $T_A = 25^{\circ}C$

Items		Symbol	Min	Typ.	Max	Unit
Supply	Logic	V_{DD}	2.4	3.0	3.5	V
Voltage	Operating	V_{CC}	7.0	12.0	15.0	V
Input	High Voltage	V_{IH}	$0.8 \times V_{DD}$	1	$V_{ m DD}$	V
Voltage	Low Voltage	V_{IL}	V_{SS}	-	$0.2 \times V_{DD}$	V
Output	High Voltage	V_{OH}	$0.9 \times V_{DD}$	-	$V_{ m DD}$	V
Voltage	Low Voltage	V_{OL}	V _{SS}	-	0.1 x V _{DD}	V


◆AC Characteristics

6800-Series MCU Parallel Interface Timing Characteristics

 $(V_{DD} - V_{SS} = 2.4 \text{V to } 3.5 \text{V}, V_{DDIO} = V_{DD}, T_A = 25 ^{\circ}\text{C})$

Symbol	Parameter	Min	Typ	Max	Unit
t _{cycle}	Clock Cycle Time	300	-	-	ns
t _{AS}	Address Setup Time	0	-	-	ns
t _{AH}	Address Hold Time	0	-	-	ns
t _{DSW}	Write Data Setup Time	40	-	-	ns
t_{DHW}	Write Data Hold Time	7	-	-	ns
t _{DHR}	Read Data Hold Time	20	-	-	ns
t _{OH}	Output Disable Time	-	-	70	ns
t _{ACC}	Access Time	-	-	140	ns
PW _{CSL}	Chip Select Low Pulse Width (read) Chip Select Low Pulse Width (write)	120 60	-	-	ns
PW_{CSH}	Chip Select High Pulse Width (read) Chip Select High Pulse Width (write)	60 60	-	-	ns
t _R	Rise Time	-	-	40	ns
t _F	Fall Time	-	-	40	ns

6800-series MCU parallel interface characteristics



P.6 / 27





TRULY[®]信利 TRULY SEMICONDUCTORS LTD. Rev : 1.0

8080-Series MCU Parallel Interface Timing Characteristics


 $(V_{DD} - V_{SS} = 2.4V \text{ to } 3.5V, V_{DDIO} = V_{DD}, T_A = 25^{\circ}C)$

Symbol	Parameter	Min	Тур	Max	Unit
t _{cycle}	Clock Cycle Time	300	-	-	ns
t _{AS}	Address Setup Time	10	1	-	ns
t _{AH}	Address Hold Time	0	1	-	ns
tosw	Write Data Setup Time	40	-	-	ns
t _{DHW}	Write Data Hold Time	7	ı	-	ns
t _{DHR}	Read Data Hold Time	20	1	-	ns
toH	Output Disable Time	-	-	70	ns
tacc	Access Time	-	1	140	ns
tpwlr	Read Low Time	120	-	-	ns
tpwlw	Write Low Time	60	-	-	ns
tpwhr.	Read High Time	60	1	-	ns
tpwnw	Write High Time	60	-	-	ns
t _R	Rise Time	-	-	40	ns
tF	Fall Time	-	-	40	ns
t _{CS}	Chip select setup time	0	ı	-	ns
t _{CSH}	Chip select hold time to read signal	0	-	-	ns
tosf	Chip select hold time	20	-	-	ns






Read cycle (Form 1)



8080-series parallel interface characteristics(Form 2)






TRULY[®]信利 TRULY SEMICONDUCTORS LTD. Rev: 1.0


Serial Interface Timing Characteristics

 $(V_{DD} - V_{SS} = 2.4V \text{ to } 3.5V, V_{DDIO} = V_{DD}, T_A = 25^{\circ}C)$

Symbol	Parameter	Min	Тур	Max	Unit
t _{cycle}	Clock Cycle Time	250	-	-	ns
t _{AS}	Address Setup Time	150	-	-	ns
t _{AH}	Address Hold Time	150	-	-	ns
t _{CSS}	Chip Select Setup Time	120	-	-	ns
t _{CSH}	Chip Select Hold Time	60	-	-	ns
t _{DSW}	Write Data Setup Time	50	-	-	ns
t_{DHW}	Write Data Hold Time	15	-	-	ns
t _{CLKL}	Clock Low Time	100	-	-	ns
t _{CLKH}	Clock High Time	100	-	-	ns
t _R	Rise Time	-	-	40	ns
t _F	Fall Time	-	-	40	ns

Serial interface characteristics






I2C Interface Timing Characteristics

 $(V_{DD} - V_{SS} = 2.4V \text{ to } 3.5V, V_{DDIO} = V_{DD}, T_A = 25^{\circ}C)$

Symbol	Parameter	Min	Тур	Max	Unit
t _{cycle}	Clock Cycle Time	2.5	-	-	us
t _{HSTART}	Start condition Hold Time	0.6	-	-	us
t _{HD}	Data Hold Time (for "SDA _{OUT} " pin)	0	-	-	ns
·	Data Hold Time (for "SDA _{IN} " pin)	300	-	-	ns
t _{SD}	Data Setup Time	100	-	-	ns
tsstart	Start condition Setup Time (Only relevant for a repeated Start condition)	0.6	-	-	us
t _{SSTOP}	Stop condition Setup Time	0.6	-	-	us
t _R	Rise Time for data and clock pin	-	-	300	ns
t _F	Fall Time for data and clock pin	-	-	300	ns
t _{IDLE}	Idle Time before a new transmission can start	1.3	-	-	us

I2C interface Timing characteristics




TRULY[®]信利 TRULY SEMICONDUCTORS LTD. Rev: 1.0

n TIMING OF POWER SUPPLY

◆Power ON sequence:

- 1. Power ON VDD,
- 2. After VDD become stable, set RES# pin LOW (logic low) for at least 3us(t₁) (4) and then HIGH (logic high).
- 3. After set RES# pin LOW (logic low), wait for at least 3us (t_2). Then Power ON V_{CC} .
- 4. After V_{CC} become stable, send command AFh for display ON. SEG/COM will be ON after $100 \text{ms}(t_{AF})$.


Power on sequence



♦Power OFF sequence:

- 1. Send command AEh for display OFF.
- 2. Power OFF $V_{CC}^{(1), (2), (3)}$
- 3. Wait for t_{OFF}. Power OFF VDD.(where Minimum t_{OFF}=0ms ⁽⁵⁾, Typical t_{OFF}=100ms)

Power off sequence



Note:

- (1) Since an ESD protection circuit is connected between VDD and V_{CC}, V_{CC} becomes lower than VDD whenever VDD is ON and V_{CC} is OFF as shown in the dotted line of V_{CC} in Figure above.
- ⁽²⁾V_{CC} should be kept float (disable) when it is OFF.
- $^{(3)}$ Power pins (VDD, V_{CC}) can never be pulled to ground under any circumstance.
- $^{(4)}$ The register values are reset after t_1 .
- (5) VDD should not be Power OFF before VCC Power OFF.

n ELECTRO-OPTICAL CHARACTERISTICS (Ta=25°C)

Items		Symbol	Min.	Тур.	Max.	Unit	Remark
Operating Lun	ninance	L	80	100*	-	cd /m ²	YELLOW
Power Conque	mntion	P		60	80	mW	30% pixels ON
Power Consu	шриоп	Г	-	60			$L=100 \text{ cd/m}^2$
Frame Frequ	iency	Fr	-	100	-	Hz	
Color Coordinate	YELLOW	CIE x	0.42	0.46	0.50	CIE1931	Darkroom
Color Coordinate	1 LLLO W	CIE y	0.47	0.51	0.55		Darkfoolii
Pagnanga Tima	Rise	Tr	-	-	0.02	ms	-
Response Time	Decay	Td	-	-	0.02	ms	-
Contrast Ratio*		Cr	10000:1	-	1		Darkroom
Viewing Angle Uniformity		Δ θ	160	-	-	Degree	-
Operating Life	Time*	Top	40,000	-	-	Hours	$L=100 \text{ cd /m}^2$

Note:

- 1. **100cd/m²** is based on V_{DD}=3.0V, V_{CC}=13.0V, contrast register value is 0x2F;
- 2. Contrast ratio is defined as follows:

3. Life Time is defined when the Luminance has decayed to less than 50% of the initial Luminance specification. (Odd and even chess board alternatively displayed) (The initial value should be closed to the typical value after adjusting.)

n INTERFACE PIN CONNECTIONS

No	Symbol	Description
1	NC	No connection
2	VSS	Ground
3	VSS	Ground
4	NC	No connection
5	VDD	Voltage supply for core logic and interface logic.
6	BS1	MCU bus interface selection pins. Please refer to table followed for details of setting.
7	BS2	MCU bus interface selection pins. Please refer to table followed for details of setting.
8	CS#	The chip select pin. Active low.
9	RES#	This pin is reset signal input. When the pin is LOW, initialization of the chip is executed. Keep this pin HIGH (i.e. connect to VDD) during normal operation.
10	D/C#	Data/Command data control pin.Low for command while high for data.
11	WR#	This is read / write control input pin connecting to the MCU interface. When interfacing to a 6800-series microprocessor, this pin will be used as Read/Write (R/W#) selection input. Read mode will be carried out when this pin is pulled HIGH (i.e.connect to VDD) and write mode when LOW. When 8080 interface mode is selected, this pin will be the Write (WR#) input. Data write operation is initiated when this pin is pulled LOW and the chip is selected. When serial interface is selected, this pin must be connected to VSS.
12	RD#	When interfacing to a 6800-series microprocessor, this pin will be used as the Enable (E)signal. Read/write operation is initiated when this pin is pulled HIGH (i.e. connect to VDD)and the chip is selected. When connecting to an 8080-microprocessor, this pin receives the Read (RD#) signal. Read operation is initiated when this pin is pulled LOW and the chip is selected. When serial interface is selected, this pin must be connected to VSS.
13- 20	D0-D7	These are 8-bit bi-directional data bus to be connected to the microprocessor's data bus. When serial interface mode is selected, D0 will be the serial clock input: SCLK; D1 will be the serial data input: SDIN and D2 should be left opened. When I2C mode is selected, D2, D1 should be tied together and serve as SDAout, SDAin in application and D0 is the serial clock input, SCL.
21	IREF	This is segment output current reference pin.A resistor should be connected between this pin and VSS to maintain the IREF current at 10uA.
22	VCOMH	The pin for COM signal deselected voltage level. A capacitor should be connected between this pin and VSS.
23	VCC	Power supply for panel driving voltage. This is also the most positive power voltage supply pin.
24	NC	No connection

MCU Bus Interface Pin Selection

Pin Name	I2C Interface	6800- parallel interface(8 bit)	8080- parallel Interface (8 bit)	Serial interface
BS1	1	0	1	0
BS2	0	1	1	0

n COMMAND TABLE

	Fundamental Command Table												
						D3	D2	D1	D0	Command	Description		
0	00~0F	0	0	0	0	X ₃	X ₂	X ₁	X ₀	Set Lower Column	Set the lower nibble of the column start address		
										Start Address for Page Addressing Mode	register for Page Addressing Mode using X[3:0] as data bits. The initial display line register is reset to 0000b after RESET.		
0	10~1F	0	0	0	1	X ₃	X ₂	X ₁	X ₀	Set Higher Column Start Address for Page Addressing Mode	Set the higher nibble of the column start address register for Page Addressing Mode using X[3:0] as data bits. The initial display line register is reset to 0000b after RESET.		
0	20 A[1:0]	0 *	0 *	1 *	0 *	0 *	0 *	0 A ₁	0 A ₀	Set Memory Addressing Mode	A[1:0] = 00b, Horizontal Addressing Mode A[1:0] = 01b, Vertical Addressing Mode A[1:0] = 10b, Page Addressing Mode (RESET) A[1:0] = 11b, Invalid		
0	21	0	0	1	0	0	0	0	1	Set Column Address	Setup column start and end address		
0 0	A[7:0] B[7:0]	A ₇ B ₇	A ₆ B ₆	A ₅ B ₅	A ₄ B ₄	A ₃ B ₃	A_2 B_2	A_1 B_1	A ₀ B ₀		A[7:0]: Column start address, range: 0-131d, (RESET=0d)		
											B[7:0]: Column end address, range : 0-131d, (RESET =131d)		
0	22	0	0	1	0	0	0	1	0	Set Page Address	Setup page start and end address		
0	A[2:0]	*	*	*	*	*	A_2	A_1	A_0		A[2:0]: Page start Address, range: 0-7d, (RESET =		
0	B[2:0]	*	*	*	*	*	B ₂	B ₁	B ₀		0d) B[2:0] : Page end Address, range : 0-7d, (RESET = 7d)		
0	40~7F	0	1	X5	X4	X ₃	X_2	X_1	X ₀	Set Display Start Line	e Set display RAM display start line register from 0-63 using X ₅ X ₃ X ₂ X ₁ X ₀ .		
											Display start line register is reset to 000000b during RESET.		
0	81	1	0	0	0	0	0	0	1	Set Contrast Control	Double byte command to select 1 out of 256 contrast		
0	A[7:0]	A_7	A6	A ₅	A_4	A ₃	A ₂	A ₁	A ₀	For BANK0	steps. Contrast increases as the value increases. (RESET = 80h)		
0	82	1	0	0	0	0	0	1	0	Set Brightness For	Double byte command to select 1 out of 256		
0	A[7:0]	A_7	A ₆	A ₅	A_4	A ₃	A ₂	A ₁	A ₀	Area Color Banks	brightness steps. Brightness increases as the value increases. (RESET = 80h)		
0	91	1	0	0	1	0	0	0	1	Set Look Up Table	Set current drive pulse width of BANKO, Color A, B		
0	X[5:0]	*	*	X_5	X_4	X_3	X_2	X_1	X ₀	(LUT)	and C.		
0 0	A[5:0]	*	*	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀		BANK0: $X[5:0] = 3163$; for pulse width set to $32 \sim 64$ clocks (RESET = 110001b)		
0	B[5:0] C[5:0]	*	*	B ₅ C ₅	B ₄ C ₄	B ₃ C ₃	$\begin{array}{ c c }\hline B_2 \\ C_2 \end{array}$	B ₁ C ₁	B ₀ C ₀		Color A: A[5:0] same as above (RESET = 111111b)		
	C[3.0]			0,5	04	03			0		Color B: B[5:0] same as above (RESET = 1111111b) Color C: C[5:0] same as above (RESET = 1111111b)		
											Note (1) Color D pulse width is fixed at 64 clocks pulse.		

TRULY ®信利 TRULY SEMICONDUCTORS LTD. Rev: 1.0 Nov.08, 2011

Fund	amenta	l Con	ımanı	d Tab	le						
D/C#						D3	D2	D1	D0	Command	Description
0 0 0 0 0	92 A[7:0] B[7:0] C[7:0] D[7:0]	1 A ₇ B ₇ C ₇ D ₇	0 A ₆ B ₆ C ₆ D ₆	0 A ₅ B ₅ C ₅ D ₅	1 A ₄ B ₄ C ₄ D ₄	0 A ₃ B ₃ C ₃ D ₃	0 A ₂ B ₂ C ₂ D ₂	1 A ₁ B ₁ C ₁ D ₁	0	Set Bank Color of	Set the bank color of BANK1~BANK16 to any one of the 4 colors : A, B, C and D . A[1:0] : 00b, 01b, 10b, or 11b for Color = A, B, C or D of BANK1 A[3:2] : 00b, 01b, 10b, or 11b for Color = A, B, C or D of BANK2 : : : : : : : : : : : : : : : : : :
0 0 0 0 0	93 A[7:0] B[7:0] C[7:0] D[7:0]	1 A ₇ B ₇ C ₇ D ₇	0 A ₆ B ₆ C ₆ D ₆	0 A ₅ B ₅ C ₅ D ₅	1 A ₄ B ₄ C ₄ D ₄	0 A ₃ B ₃ C ₃ D ₃	0 A ₂ B ₂ C ₂ D ₂	1 A ₁ B ₁ C ₁ D ₁	1 A ₀ B ₀ C ₀ D ₀	Set Bank Color of BANK17~BANK32 (PAGE1)	Set the bank color of BANK17~BANK32 to any one of the 4 colors: A, B, C and D. A[1:0]: 00b, 01b, 10b, or 11b for Color = A, B, C or D of BANK17 A[3:2]: 00b, 01b, 10b, or 1b1 for Color = A, B, C or D of BANK18 D[5:4]: 00b, 01b, 10b, or 11b for Color = A, B, C or D of BANK31 D[7:6]: 00b, 01b, 10b, or 11b for Color = A, B, C or D of BANK31
0	A0/A1	1	0	1	0	0	0	0	X ₀	Set Segment Re-map	X[0]=0b: column address 0 is mapped to SEG0 (RESET) X[0]=1b: column address 131 is mapped to SEG0
0	A4/A5	1	0	1	0	0	1	0	X ₀	Entire Display ON	X ₀ =0b: Resume to RAM content display (RESET) Output follows RAM content X ₀ =1b: Entire display ON Output ignores RAM content
O	A6/A7	1	0	1	0	0	1	1	X ₀	Set Normal/Inverse Display	X[0]=0b: Normal display (RESET) 0 in RAM: OFF in display panel 1 in RAM: ON in display panel X[0]=1b: inverse display 0 in RAM: ON in display panel 1 in RAM: OFF in display panel
0	A8 A[5:0]	1 *	0 *	1 A ₅	0 A ₄	1 A ₃	0 A ₂	0 A ₁	0 A ₀	Set Multiplex Ratio	Set MUX ratio to N+1 MUX N=A[5:0] : from 16MUX to 64MUX, RESET= 111111b (i.e. 64MUX) A[5:0] from 0 to 14 are invalid entry.
0	AA	1	0	1	0	1	0	1	0	Reserved	Reserved
0 0 0 0	AB A[3:0] B[7:0] C[7:0]	1 * B ₇ C ₇	0 * B ₆ C ₆	1 * B ₅ C ₅	0 * B ₄ C ₄	1 A ₃ B ₃ C ₃	0 A ₂ B ₂ C ₂	1 A ₁ B ₁ C ₁	1 A ₀ B ₀ C ₀	Dim mode setting	A[3:0]: Reserved (set as 0000b) B [7:0]: Set contrast for BANK0, valid range 0-255d, please refer to command 81h C [7:0]: Set brightness for color bank, valid range 0-255d, please refer to command 82h



TRULY ®信利 TRULY SEMICONDUCTORS LTD. Rev: 1.0 Nov.08, 2011

Fund	amenta	l Con	ımanı	d Tab	le						
D/C#	Hex					D3	D2	D1	D 0	Command	Description
0 0	AD A[7:0]	1	0	1 0	0	1	1	0	1 A ₀	Master Configuration	A[0]=0b, Select external V _{CC} supply (RESET) A[0]=1b, Reserved
0	AC AE	1	0	1	0	1	1	A ₁	A ₀	Set Display ON/OFF	ACh = Display ON in dim mode
	AF										AEh = Display OFF (sleep mode) (RESET) AFh = Display ON in normal mode
0	B0~B7	1	0	1	1	0	X ₂	X ₁	X ₀	Set Page Start Address for Page Addressing Mode	Set GDDRAM Page Start Address (PAGE0~PAGE7) for Page Addressing Mode using X[2:0].
0	C0/C8	1	1	0	0	X ₃	0	0	0	Set COM Output Scan Direction	X[3]=0b: normal mode (RESET) Scan from COM0 to COM[N-1] X[3]=1b: remapped mode. Scan from COM[N~1] to COM0
											Where N is the Multiplex ratio.
	D3 A[5:0]	1 *	1 *	0 A ₅	1 A ₄	0 A ₃	0 A ₂	1 A ₁	1 A ₀	Set Display Offset	Set vertical shift by COM from 0~63. The value is reset to 00h after RESET.
	D5 A[7:0]	1 A ₇	1 A ₆	0 A ₅	1 A ₄	0 A ₃	1 A ₂	0 A ₁	1 A ₀	Set Display Clock Divide Ratio/Oscillator Frequency	A[3:0]: Define the divide ratio (D) of the display clocks (DCLK): Divide ratio= A[3:0] + 1, RESET is 0000b (divide ratio = 1)
											A[7:4]: Set the Oscillator Frequency, Fosc. Oscillator Frequency increases with the value of A[7:4] and vice versa. RESET is 0111b Range:0000b~1111b Frequency increases as setting value increases. Refer to section 10.1.23 for details.
0	D8	1 0	1 0	0 X ₅	1 X ₄	1 0	0 X ₂	0 0	0 X ₀	Set Area Color Mode ON/OFF & Low Power Display Mode	X[5:4]= 00b (RESET): monochrome mode X[5:4]= 11b Area Color enable X[2]=0b and X[0]=0b: Normal power mode(RESET) X[2]=1b and X[0]=1b: Set low power display mode
	D9 A[7:0]	1 A ₇	1 A ₆	0 A ₅	1 A ₄	1 A ₃	0 A ₂	0 A ₁	1 A ₀	Set Pre-charge Period	A[3:0]: Phase 1 period of up to 15 DCLK clocks (RESET=2h); 0 is invalid entry A[7:4]: Phase 2 period of up to 15 DCLK clocks
0	DA	1	1	0	1	1	0	1	0	Set COM Pins	(RESET=2h); 0 is invalid entry X[4]=0b, Sequential COM pin configuration
Ö		0	0	X ₅	X ₄	0	ő	1	ő	Hardware Configuration	X[4]=1b(RESET), Alternative COM pin configuration X[5]=0b(RESET), Disable COM Left/Right remap X[5]=1b, Enable COM Left/Right remap Please refer to Table 10-3 for details.



Fund	amenta	l Con	nman	d Tab	le							
D/C#	Hex	D 7	D6	D5	D4	D3	D2	D1	$\mathbf{D}0$	Command	Description	
	DB A[5:2]	1 0	1 0	0 A ₅	1 A ₄	1 A ₃	0 A ₂	1 0	1 0	Set V _{COMH} Deselect Level	A[5:2] Hex code V COMH deselect level	
											0000b 00h ~ 0.43 x V _{CC}	
											1101b 34h ~ 0.77 x V _{CC} (RESET)	
											1111b 3Ch ~ 0.83 x V _{CC}	
0	E0	1	1	1	0	0	0	0	0	Enter Read Modify Write	Enter the Read Modify Write mode.	
											Details please refer to section 10.1.28.	
0	E3	1	1	1	0	0	0	1	1	NOP	Command for no operation	
0	EE	1	1	1	0	1	1	1	0	Exit Read Modify Write	Exit the Read Modify Write mode (Please refer to command E0h)	

Grai	hic Accele	ratio	n Co	mma	nd T	able					
							D2	D1	D 0	Command	Description
0	26/27	0	0	1	0	0	1	1	X ₀		X[0]=0, Right Horizontal Scroll
o o	A[2:0]	*	*	*	*	*	A_2	A ₁	A ₀	Setup	X[0]=1, Left Horizontal Scroll
0	B[2:0]	*	*	*	*	*	B ₂	B ₁	B ₀	_	
0	C[2:0]	*	*	*	*	*	C_2	C ₁	C ₀		A[2:0]: Set number of column scroll offset
0	D[2:0]	*	*	*	*	*	D_2	D ₁	D_0		000b No horizontal scroll
ľ	D[2.0]						102		100		001b Horizontal scroll by 1 column
											010b Horizontal scroll by 2 columns
											011b Horizontal scroll by 3 columns
											100b Horizontal scroll by 4 columns
											Other values are invalid.
											B[2:0] : Define start page address
											000b - PAGE0 011b - PAGE3 110b - PAGE6
											001b - PAGE1 100b - PAGE4 111b - PAGE7
											010b – PAGE2 101b – PAGE5
											C[2:0]: Set time interval between each scroll step in
											terms of frame frequency
											000b - 6 frames 100b - 3 frames
											001b – 32 frames 101b – 4 frames
											010b - 64 frames 110b - 2 frame
											011b - 128 frames 111b - Invalid
											D[2:0]: Define end page address
											000b - PAGE0 011b - PAGE3 110b - PAGE6
											001b - PAGE1 100b - PAGE4 111b - PAGE7
											010b – PAGE2 101b – PAGE5
											The value of D[2:0] must be larger or equal
											to B[2:0]
_	29/2A	0	0	1	0	1	0	v	v	Continuous	V V =01h · V-reisel and Disht Harisantal Court
0 0	1	*	*	*	*	*	-	X_1	X ₀	Vertical and	X ₁ X ₀ =01b : Vertical and Right Horizontal Scroll X ₁ X ₀ =10b : Vertical and Left Horizontal Scroll
1	A[2:0]	*	*	*	*	*	A ₂	A ₁	A ₀	Horizontal Scroll	1
0	B[2:0]	*	*	*	*	*	B ₂	B ₁		1	A[2:0]: Set number of column scroll offset
0	C[2:0]	*	*	*	*	*	C ₂	C ₁	C ₀	Setup	000b No horizontal scroll
0	D[2:0]	*	*				D_2	D_1	D_0		001b Horizontal scroll by 1 column
0	E[5:0]	*	*	E ₅	E_4	E ₃	E_2	E ₁	E ₀		010b Horizontal scroll by 2 columns
											011b Horizontal scroll by 3 columns
											100b Horizontal scroll by 4 columns
											Other values are invalid.
											B[2:0] : Define start page address
											000b – PAGE0 011b – PAGE3 110b – PAGE6
											001b - PAGE1 100b - PAGE4 111b - PAGE7
											010b - PAGE2 101b - PAGE5
											C[2:0]: Set time interval between each scroll step in
											terms of frame frequency
											000b – 6 frames 100b – 3 frames
											010b - 64 frames 110b - 2 frame
											011b - 128 frames 111b - Invalid
											D[2:0] : Define end page address
											000b - PAGE0 011b - PAGE3 110b - PAGE6
											001b - PAGE1 100b - PAGE4 111b - PAGE7
											010b - PAGE2 101b - PAGE5
											The value of D[2:0] must be larger or equal
											to B[2:0]
											E[5:0] : Vertical scrolling offset
											e.g. E[5:0]=01h refer to offset =1 row
											E[5:0] =3Fh refer to offset =63 rows



TRULY ®信利 TRULY SEMICONDUCTORS LTD. Rev: 1.0 Nov.08, 2011

	hic Accele Hex					D3	D2	D1	D0	Command	Description
n C ii	2E	0	0	1	0	1	1	1	0	Deactivate scroll	Stop scrolling that is configured by command 26h/27h/29h/2Ah. Note (1) After sending 2Eh command to deactivate the scrolling action, the ram data needs to be rewritten.
	2F	0	0	1	0	1	1	1	1	Activate scroll	Start scrolling that is configured by the scrolling sett commands:26h/27h/29h/2Ah with the following value sequences: Valid command sequence 1: 26h;2Fh. Valid command sequence 2: 27h;2Fh. Valid command sequence 3: 29h;2Fh. Valid command sequence 4: 2Ah;2Fh. For example, if "26h; 2Ah; 2Fh." commands are issued, the setting in the last scrolling setup command i.e. 2Ah in this case, will be executed. In other words setting in the last scrolling setup command overwrite the setting in the previous scrolling setup commands.
	A3 A[5:0] B[6:0]	1 * *	0 * B ₆	1 A ₅ B ₅	0 A ₄ B ₄	0 A ₃ B ₃	0 A ₂ B ₂	1 A ₁ B ₁	1 A ₀ B ₀	Set Vertical Scrol Area	IA[5:0]: Set No. of rows in top fixed area. The No. of rows in top fixed area is referenced to the top of the GDDRAM (i.e. row 0). [RESET 0] B[6:0]: Set No. of rows in scroll area. This is the number of rows to be used for vertical scrolling. The scroll area starts in the first row below the top fixed area. [RESET = 6] Note (1) A[5:0]+B[6:0] <= MUX ratio (2) B[6:0] <= MUX ratio (3) Vertical scrolling offset (E[5:0] in 29h/2Ah) < B[6:0] (3) Set Display Start Line (X5X4X3X2X1X0 of 40h~7Fh) < B[6:0] (4) The last row of the scroll area shifts to the first row of the scroll area. (5) For 64d MUX display A[5:0] = 0, B[6:0] = 64: whole area scrolls A[5:0] = 0, B[6:0] < 64: central area scrolls A[5:0] + B[6:0] = 64: bottom area scrolls Please refer to Figure 10-14 for details.


n INITIALIZATION CODE

```
void InitOLED MASTER SSD1305(void)
MainOLED_WCom(0xAE);
                              //DSPLAY OFF
MainOLED WCom(0x02):
                              // SET LOW START ADDRESS
                              // SET HIGH STAET ADDRESS
MainOLED WCom(0x10);
MainOLED_WCom(0x20);
                              //SET MEMORRY MODE
MainOLED_WCom(0x02);
                              //PAGE MODE
MainOLED WCom(0x21);
                              //SET COLUME ADDRESS
MainOLED WCom(0x02):
                              //START ADDRESS
MainOLED_WCom(0x81);
                              //END ADDRESS
MainOLED WCom(0x22);
                              //SET PAGE ADDRESS
MainOLED WCom(0x00);
MainOLED WCom(0x07):
MainOLED_WCom(0x40);
                              //DISPALY START LINES
                              //SET CONTRAST FOR BANKO
MainOLED WCom(0x81);
MainOLED_WCom(CONTRAST);
MainOLED WCom(0x82);
                              //BRIGHTESS FOR COLOR BANK(NO AFFECT THE CONTRAST)
MainOLED WCom(0x80);
MainOLED_WCom(0x91);
                              //SET LUT FOR AREA COLOR (SET CURRENT DIRIVER PULSE WIDTH)
MainOLED WCom(0x3F):
                              //BANK 0
                              //COLOR A
MainOLED_WCom(0x00);
MainOLED WCom(0x00);
                              //COLOR B
                              //COLOR C//***
MainOLED WCom(0x00):
MainOLED_WCom(0x92);
                              //SET BANK 1-16 MATCH TO WHICH COLOR A,B,C,D
MainOLED WCom(0x00);
                              //00=A,01=B,10=C,11=D
MainOLED_WCom(0x00);
MainOLED WCom(0x00):
MainOLED WCom(0x00):
                              //SET BANK 17-32 MATCH TO WHICH COLOR A,B,C,D
MainOLED WCom(0x93);
                              //00=A,01=B,10=C,11=D
MainOLED WCom(0x00);
MainOLED_WCom(0x00);
MainOLED WCom(0x00);
MainOLED WCom(0x00);
MainOLED WCom(0xA0):
                              //SET SEG RE-MAP
MainOLED_WCom(0xA4);
                              //ENTRIE DISPLAY ON
MainOLED WCom(0xA6);
                              //SET NORMAL/INVERSE DISPLAY
MainOLED WCom(0xA8);
                              //SET MULTIPLEX RADIO
MainOLED_WCom(0x3F);
MainOLED WCom(0xAD);
                              //MASTER CONFIGURATION
MainOLED_WCom(0x8E);
                              //EXTERNAL VCC
MainOLED WCom(0xC0):
                              //SET COM SCAN DIRECTION
MainOLED WCom(0xD3):
                              //SET DISPALY OFFSET
MainOLED WCom(0x00);
                              11
                              //SET FREQUENCY
MainOLED WCom(0xD5);
MainOLED_WCom(0xf0);
                              //SET AREA COLOR/MONO MODE & Low power display mode
MainOLED WCom(0xD8);
MainOLED WCom(0x05);
MainOLED_WCom(0xD9);
                              //SET PRE-CHARGE Period
MainOLED_WCom(0xf1);
MainOLED WCom(0xDA);
                              //SET COM PINS CONFIGURATION
MainOLED_WCom(0x12);
MainOLED WCom(0xDB):
                              //SET Vcomh select level
MainOLED_WCom(0x34);
                              //
MainOLED WCom(0xAF);
                              //DISPLAY ON
```




n SCHEMATIC EXAMPLE

8080- parallel Interface





6800- parallel Interface





4-WIRE SPI Interface





C1: 4.7 **uF** (1)

C2: 4.7 **uF** (1)

C3: $4.7 \text{ uF}^{(1)}$

R1: 910k Ω , R1= (Voltage at IREF pin-VSS)/IREF

R2,R3: 2K ohm (1)

Voltage at IREF pin = VCC-3V

(1) The capacitor and resistor value is recommended value. Select appropriate value against module application.

n RELIABILITY TESTS

	Item	Condition	Criterion			
High Te	emperature Storage (HTS)	80±2°C, 200 hours	 After testing, the function test is ok. After testing, no addition to the defect. After testing, the change of luminance should be within +/- 50% of initial value. 			
High Ter	mperature Operating (HTO)	70±2°€, 96 hours				
Low Te	emperature Storage (LTS)	-30±2°C, 200 hours	4. After testing, the change for the mono and area color must be within (+/-0.02, +/-			
Low Ter	mperature Operating (LTO)	-20±2°€, 96 hours	0.02) and for the full color it must be within (+/-0.04, +/-0.04) of			
High Tempe	erature / High Humidity Storage (HTHHS)	50±3°C, 90%±3%RH, 120 hours	initial value based on 1931 CIE coordinates. 5. After testing, the change of total current			
Thermal S	hock (Non-operation) (TS)	-20±2°C ~ 25°C ~ 70±2°C (30min) (5min) (30min) 10cycles	consumption should be within +/- 50% of initial value.			
Vibration (Packing)	10~55~10Hz,amplitu de 1.5mm, 1 hour for each direction x, y, z	1. One box for each test.				
Drop (Packing)	Height: 1 m, each time for 6 sides, 3 edges, 1 angle	2. No addition to the cosmetic	and the electrical defects.			
ESD (finished product housing)	±4kV (R: 330Ω C: 150pF , 10times, air discharge)	 After testing, cosmetic and electrical defects should not happen. In case of malfunction or defect caused by ESD damage, it would be judged as a good part if it would be recovered to normal state after resetting. 				

Note: 1) For each reliability test, the sample quantity is 3, and only for one test item.

- 2) The HTHHS test is requested the Pure Water(Resistance>10M Ω).
- 3) The test should be done after 2 hours of recovery time in normal environment.


n OUTGOING QUALITY CONTROL SPECIFICATION

♦Standard

According to GB/T2828.1-2003/ISO 2859-1: 1999 and ANSI/ASQC Z1.4-1993, General Inspection Level II.

◆Definition

- 1 Major defect: The defect that greatly affect the usability of product.
- 2 Minor defect: The other defects, such as cosmetic defects, etc.
- 3 Definition of inspection zone:



Zone A: Active Area


Zone B: Viewing Area except Zone A

Zone C: Outside Viewing Area

Note: As a general rule, visual defects in Zone C are permissible, when it is no trouble of quality and assembly to customer's product.

◆Inspection Methods

1 The general inspection : under 20W x 2 or 40W fluorescent light, about 30cm viewing distance, within 45° viewing angle, under 25 ± 5 °C.



2 The luminance and color coordinate inspection : By PR705 or BM-7 or the equal equipments, in the dark room, under 25 ± 5 °C.

◆Inspection Criteria

1 Major defect : AQL= 0.65


Item	Criterion				
	1. No display or abnormal display is not accepted				
Function Defect	2. Open or short is not accepted.				
	3. Power consumption exceeding the spec is not accepted.				
Outline Dimension	Outline dimension exceeding the spec is not accepted.				
Glass Crack	Glass crack tends to enlarge is not accepted.				



2 Minor Defect : AQL= 1.5

	: AQL= 1.5										
Item	Criterion										
	Size	Accepted Q	ty								
Spot			Area A + Area B	Area C							
Defect (dimming		Φ≦0.07	Ignored								
and	Y	$0.07 < \Phi \le 0.10$	3								
lighting	X	0.10<Φ≦0.15	1	Ignored							
spot)		0.15<Ф	0	•							
	Note: $\Phi = (x + y) /$	2									
Line	L (Length): mm	W (Width): mm	Area A + Area B	Area C							
Defect	/	W ≤ 0.02	Ignored								
(dimming and	L≦3.0	$0.02 < W \le 0.03$	2								
lighting	L≦2.0	$0.03 < W \le 0.05$	1	Ignored							
line)	/	0.05 <w< td=""><td>As spot defect</td><td colspan="3">1</td></w<>	As spot defect	1							
Polarizer Stain	Stain which can be wiped off lightly with a soft cloth or similar cleaning is accepted, otherwise, according to the Spot Defect and the										
	Line Defect. 1. If scratch can be seen during operation, according to the criterions of the Spot Defect and the Line Defect.										
	2. If scratch can be seen only under non-operation or some special angle, the criterion is as below:										
Polarizer	L (Length): mm	W (Width): mm	Area A + Area B	Area C							
Scratch	/	$W \leq 0.02$	Ignore								
	3.0 <l≦5.0< td=""><td>$0.02 < W \le 0.04$</td><td>2</td><td></td></l≦5.0<>	$0.02 < W \le 0.04$	2								
	L≦3.0	$0.04 < W \le 0.06$	1	Ignore							
	/	0.06 < W	0								
	Si	ze	Area A + Area B	Area C							
Dolominar		$\Phi \leq 0.20$	Ignored								
Polarizer Air Bubble	Y	$0.20 < \Phi \leq 0.30$	2								
	X	$0.30 < \Phi \leq 0.50$	1	Ignored							
		0.50<Ф	0								





n CAUTIONS IN USING OLED MODULE

◆Precautions For Handling OLED Module:

- 1. OLED module consists of glass and polarizer. Pay attention to the following items when handling:
 - i. Avoid drop from high, avoid excessive impact and pressure.
 - ii. Do not touch, push or rub the exposed polarizers with anything harder than an HB pencil lead.
 - iii. If the surface becomes dirty, breathe on the surface and gently wipe it off with a soft dry cloth. If it is terrible dirty, moisten the soft cloth with Isopropyl alcohol or Ethyl alcohol. Other solvents may damage the polarizer. Especially water, Ketone and Aromatic solvents.
 - iv. Wipe off saliva or water drops immediately, contact the polarizer with water over a long period of time may cause deformation.
 - v. Please keep the temperature within specified range for use and storage. Polarization degradation, bubble generation or polarizer peeling-off may occur with high temperature and high humidity.
 - vi. Condensation on the surface and the terminals due to cold or anything will damage, stain or dirty the polarizer, so make it clean as the way of iii.
- 2. Do not attempt to disassemble or process the OLED Module.
- 3. Make sure the TCP or the FPC of the Module is free of twisting, warping and distortion, do not pull or bend them forcefully, especially the soldering pins. On the other side, the SLIT part of the TCP is made to bend in the necessary case.
- 4. When assembling the module into other equipment, give the glass enough space to avoid excessive pressure on the glass, especially the glass cover which is much more fragile.
- 5. Be sure to keep the air pressure under 120 kPa, otherwise the glass cover is to be cracked.
- 6. Be careful to prevent damage by static electricity:
 - i. Be sure to ground the body when handling the OLED Modules.
 - ii. All machines and tools required for assembling, such as soldering irons, must be properly grounded.
 - iii. Do not assemble and do no other work under dry conditions to reduce the amount of static electricity generated. A relative humidity of 50%-60% is recommended.
 - iv. Peel off the protective film slowly to avoid the amount of static electricity generated.
 - v. Avoid to touch the circuit, the soldering pins and the IC on the Module by the body.
 - vi. Be sure to use anti-static package.
- 7. Contamination on terminals can cause an electrochemical reaction and corrade the terminal circuit, so make it clean anytime.
- 8. All terminals should be open, do not attach any conductor or semiconductor on the terminals.
- 9. When the logic circuit power is off, do not apply the input signals.
- 10. Power on sequence: $V_{DD} \rightarrow V_{CC}$, and power off sequence: $V_{CC} \rightarrow V_{DD}$.
- 11. Be sure to keep temperature, humidity and voltage within the ranges of the spec, otherwise shorten Module's life time, even make it damaged.
- 12. Be sure to drive the OLED Module following the Specification and datasheet of IC controller, otherwise something wrong may be seen.

13. When displaying images, keep them rolling, and avoid one fixed image displaying more than 30 seconds, otherwise the residue image is to be seen. This is the speciality of OLED.

◆Precautions For Soldering OLED Module:

- 1. Soldering temperature : $260^{\circ}\text{C} \pm 10^{\circ}\text{C}$.
- 2. Soldering time: 3-4 sec.
- 3. Repeating time: no more than 3 times.
- 4. If soldering flux is used, be sure to remove any remaining flux after finishing soldering operation. (This does not apply in the case of a non-halogen type of flux.) It is recommended to protect the surface with a cover during soldering to prevent any damage due to flux spatters.

◆ Precautions For Storing OLED Module:

- 1. Be sure to store the OLED Module in the vacuum bag with dessicant.
- 2. If the Module can not be used up in 1 month after the bag being opened, make sure to seal the Module in the vacuum bag with dessicant again.
- 3. Store the Module in a dark place, do not expose to sunlight or fluorescent light.
- 4. The polarizer surface should not touch any other objects. It is recommended to store the Module in the shipping container.
- 5. It is recommended to keep the temperature between 0°C and 30°C, the relative humidity not over 60%.

♦ Limited Warranty

Unless relevant quality agreements signed with customer and law enforcement, for a period of 12 months from date of production, all products (except automotive products) TRULY will replace or repair any of its OLED modules which are found to be functional defect when inspected in accordance with TRULY OLED acceptance standards (copies available upon request). Cosmetic/visual defects must be returned to TRULY within 90 days of shipment. Confirmation of such date should be based on freight documents. The warranty liability of TRULY is limited to repair and/or replacement on the terms above. TRULY will not be responsible for any subsequent or consequential events.

◆Return OLED Module Under Warranty:

- 1. No warranty in the case that the precautions are disregarded.
- 2. Module repairs will be invoiced to the customer upon mutual agreement. Modules must be returned with sufficient description of the failures or defects.

◆PRIOR CONSULT MATTER

- 1. For TRULY standard products, we keep the right to change material, process ... for improving the product property without any notice on our customer.
- 2. If you have special requirement about reliability condition, please let us know before you start the test on our samples.