

The Future of Analog IC Technology

# DESCRIPTION

The MP1907A is a high frequency, 100V half bridge N-channel power MOSFET driver. Its low side and high side driver channels are independently controlled and matched with less than 5ns in time delay. Under-voltage lock-out both high side and low side supplies force their outputs low in case of insufficient supply. Both outputs will remain low until a rising edge on either input is detected. The integrated bootstrap diode reduces external component count.


# **FEATURES**

- Drives N-channel MOSFET half bridge
- 100V V<sub>BST</sub> voltage range
- On-chip bootstrap diode
- Typical 20ns propagation delay time
- Less than 5ns gate drive mismatch
- Drive 1nF load with 12ns/9ns rise/fall times with 12V VDD
- TTL compatible input
- Less than 150µA quiescent current
- Less than 1µA shutdown current
- UVLO for both high side and low side
- In QFN-10 (3mmx3mm) Packages

## **APPLICATIONS**

- Battery Powered Hand Tool
- Telecom half bridge power supplies
- Avionics DC-DC converters
- Active-clamp Forward Converters

All MPS parts are lead-free and adhere to the RoHS directive. For MPS green status, please visit MPS website under Products, Quality Assurance page. "MPS" and "The Future of Analog IC Technology" are registered trademarks of Monolithic Power Systems, Inc.





### **ORDERING INFORMATION**


| Part Number* | Package          | Top Marking |  |  |
|--------------|------------------|-------------|--|--|
| MP1907AGQ    | QFN-10 (3mmx3mm) | See Below   |  |  |

\* For Tape & Reel, add suffix –Z (e.g. MP1907AGQ–Z);

## **TOP MARKING**

AKZY LLL

AKZ: product code of MP1907AGQ; Y: year code; LLL: lot number;



ON BACKSIDE



### ABSOLUTE MAXIMUM RATINGS <sup>(1)</sup>

| Supply Voltage (V <sub>DD</sub> )<br>SW Voltage (V <sub>SW</sub> )<br>BST Voltage (V <sub>BST</sub> )<br>BST to SW<br>DRVH to SW0.3V to (BS<br>DRVL to VSS0.3V<br>All Other Pins<br>Continuous Power Dissipation (<br>QFN-10 (3mmx3mm) | $\begin{array}{l} -5.0V \text{ to } 105V \\ -0.3V \text{ to } 110V \\ -0.3V \text{ to } +18V \\ \text{ST-SW} +0.3V \\ \text{to } (V_{\text{DD}} + 0.3V) \\ \text{to } (V_{\text{DD}} + 0.3V) \\ \dots -0.3V \text{ to } 20V \\ (T_{\text{A}} = +25^{\circ}\text{C}) \\ \end{array}$ |
|--|---|
| QFN-10 (3mmx3mm)   |   |
| Junction Temperature   |   |
| Lead Temperature   |   |

### Recommended Operating Conditions <sup>(3)</sup>

| Supply Voltage (V <sub>DD</sub> ) | ) +4.5V to 18V <sup>(4)</sup>   |
|-----------------------------------|---------------------------------|
|                                   | 1.0V to 100V                    |
| SW slew rate                      | <50V/nsec                       |
| Operating Temp. (TJ               | =T <sub>A</sub> )40°C to +125°C |

# Thermal Resistance $^{(5)}$ $\theta_{JA}$ $\theta_{JC}$

QFN-10 (3mmx3mm)..... 50 ..... 12... °C/W

#### Notes:

- 1) Exceeding these ratings may damage the device.
- 2) The maximum allowable power dissipation is a function of the maximum junction temperature T<sub>J</sub> (MAX), the junction-toambient thermal resistance  $\theta_{JA}$ , and the ambient temperature T<sub>A</sub>. The maximum allowable continuous power dissipation at any ambient temperature is calculated by P<sub>D</sub> (MAX) = (T<sub>J</sub> (MAX)-T<sub>A</sub>)/ $\theta_{JA}$ . Exceeding the maximum allowable power dissipation will cause excessive die temperature, and the regulator will go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage.
- The device is not guaranteed to function outside of its operating conditions.
- 4) 4.5V is only a typical value for minimum supply voltage at  $V_{\text{DD}}$  falling
- 5) Measured on JESD51-7, 4-layer PCB.



# **ELECTRICAL CHARACTERISTICS**

 $V_{DD} = V_{BST}-V_{SW}=12V$ ,  $V_{SS}=V_{SW} = 0V$ ,  $V_{EN}=3.3V$ , No load at DRVH and DRVL,  $T_J = -40^{\circ}C$  to  $125^{\circ}C$ , typical value is tested at  $T_J = +25^{\circ}C$ , unless otherwise noted.

| Parameter                             | Symbol            | Condition                                     | Min | Тур  | Max | Units |
|---------------------------------------|-------------------|---|-----|------|-----|-------|
| Supply Current                        |                   |   | •   | •    | -   | •     |
| VDD Shutdown Current                  | I <sub>SHDN</sub> | V <sub>EN</sub> =0,                           |     | 0    | 1   | μA    |
| VDD quiescent current                 | I <sub>DDQ</sub>  | INL=INH=0                                     |     | 80   | 100 | μA    |
| VDD operating current                 | I <sub>DDO</sub>  | fsw=500kHz                                    |     | 2.8  | 3.5 | mA    |
| Floating driver quiescent current     | I <sub>BSTQ</sub> | INL=0, INH=0 or 1                             |     | 55   | 70  | μA    |
| Floating driver operating current     | I <sub>BSTO</sub> | fsw=500kHz                                    |     | 2.1  | 3   | mA    |
| Leakage Current                       | I <sub>LK</sub>   | BST=SW=100V                                   |     | 0.05 | 1   | μA    |
| Inputs                                |                   |   |     |      |     |       |
| INL/INH High                          |                   |   | 2.4 |      |     | V     |
| INL/INH Low                           |                   |   |     |      | 1   | V     |
| INL/INH Hysteresis                    |                   |   |     | 0.6  |     | V     |
| INL/INH internal pull-down resistance | R <sub>IN</sub>   |   |     | 200  |     | kΩ    |
| Over Temperature Protection           |                   |   |     |      |     |       |
| OTP rising threshold <sup>(6)</sup>   | $T_{SDR}$         |   |     | 155  |     | °C    |
| OTP falling threshold <sup>(6)</sup>  | $T_{SDF}$         |   |     | 128  |     | °C    |
| Under Voltage Protection              |                   |   |     |      |     |       |
| VDD rising threshold                  | $V_{\text{DDR}}$  |   | 4.6 | 5.0  | 5.4 | V     |
| VDD falling threshold                 | $V_{\text{DDF}}$  |   | 4.1 | 4.5  | 4.9 | V     |
| (BST-SW) rising threshold             | V <sub>BSTR</sub> |   | 3.3 | 4.1  | 4.9 | V     |
| (BST-SW) falling threshold            | $V_{BSTF}$        |   | 3   | 3.8  | 4.6 | V     |
| EN Input Logic Low                    |                   |   |     |      | 0.7 | V     |
| EN Input Logic High                   |                   |   | 1.5 |      |     | V     |
| EN Hysteresis                         |                   |   |     | 100  |     | mV    |
| EN Input Current                      | I <sub>EN</sub>   | V <sub>EN</sub> =2V                           |     | 10   |     | μA    |
| EN internal pull-down resistance      | R <sub>EN</sub>   |   |     | 200  |     | kΩ    |
| Bootstrap Diode                       |                   | ·   | ·   |      |     |       |
| Bootstrap diode VF @ 100uA            | $V_{F1}$          |   |     |      | 0.8 | V     |
| Bootstrap diode VF @ 10mA             | $V_{F2}$          |   |     | 0.7  | 1   | V     |
| Bootstrap diode dynamic R             | $R_{D}$           |   |     | 2.7  |     | Ω     |
| Low Side Gate Driver                  |                   |   |     |      |     |       |
| Low level output voltage              | V <sub>OLL</sub>  | I <sub>0</sub> =100mA                         |     | 0.15 | 0.3 | V     |
| High level output voltage to rail     | $V_{\text{OHL}}$  | I <sub>0</sub> =-100mA                        |     | 0.45 | 0.6 | V     |
|                                       |                   | $V_{DRVL}$ =0V, $V_{DD}$ =4.5V <sup>(7)</sup> |     | 0.15 |     | А     |
| Peak pull-up current <sup>(6)</sup>   | I <sub>OHL</sub>  | V <sub>DRVL</sub> =0V, V <sub>DD</sub> =12V   |     | 1.5  |     | Α     |
|                                       |                   | V <sub>DRVL</sub> =0V, V <sub>DD</sub> =16V   |     | 2.5  |     | Α     |
|                                       |                   | $V_{DRVL}=V_{DD}=4.5V^{(7)}$                  |     | 0.25 |     | Α     |
| Peak pull-down current <sup>(6)</sup> | <b>I</b> OLL      | V <sub>DRVL</sub> =V <sub>DD</sub> =12V       |     | 2.5  |     | Α     |
|                                       |                   | V <sub>DRVL</sub> =V <sub>DD</sub> =16V       |     | 3.5  |     | Α     |

www.MonolithicPower.com

MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2017 MPS. All Rights Reserved.



# ELECTRICAL CHARACTERISTICS (continued)

 $V_{DD}$  =  $V_{BST}$ - $V_{SW}$ =12V,  $V_{SS}$ = $V_{SW}$  = 0V,  $V_{EN}$ =3.3V, No load at DRVH and DRVL,  $T_A$ = +25°C, unless otherwise noted.

| Parameter  | Symbol            | Condition   | Min | Тур  | Мах | Units |
|--|-------------------|---|-----|------|-----|-------|
| Floating Gate Driver   |                   |   |     | •    |     |       |
| Low level output voltage   | V <sub>OLH</sub>  | I <sub>0</sub> =100mA   |     | 0.15 | 0.3 | V     |
| High level output voltage to rail                                | V <sub>OHH</sub>  | I <sub>0</sub> =-100mA  |     | 0.45 | 0.6 | V     |
|  |                   | $V_{\text{DRVH}}$ =0V , $V_{\text{BST}}$ - $V_{\text{SW}}$ =5V <sup>(8)</sup> |     | 0.25 |     | Α     |
| Peak pull-up current <sup>(6)</sup>                              | I <sub>онн</sub>  | V <sub>DRVH</sub> =0V, V <sub>DD</sub> =12V                                   |     | 1.5  |     | Α     |
|  |                   | V <sub>DRVH</sub> =0V, V <sub>DD</sub> =16V                                   |     | 2.5  |     | Α     |
|  |                   | $V_{\text{DRVH}}=V_{\text{BST}}-V_{\text{SW}}=5V^{(8)}$                       |     | 0.65 |     | Α     |
| Peak pull-down current <sup>(6)</sup>                            | I <sub>OLH</sub>  | V <sub>DRVH</sub> =V <sub>DD</sub> =12V                                       |     | 2.5  |     | А     |
|  |                   | V <sub>DRVH</sub> =V <sub>DD</sub> =16V                                       |     | 3.5  |     | Α     |
| Switching Spec Low Side Gate                                     | e Driver          |   |     | •    |     |       |
| Turn-off propagation delay<br>INL falling to DRVL falling        | $T_{DLFF}$        |   |     | 20   |     | ns    |
| Turn-on propagation delay<br>INL rising to DRVL rising           | T <sub>DLRR</sub> |   |     | 20   |     | ns    |
| DRVL rise time   |                   | C <sub>L</sub> =1nF   |     | 12   |     | ns    |
| DRVL fall time   |                   | C <sub>L</sub> =1nF   |     | 9    |     | ns    |
| Switching Spec Floating Gate                                     | Driver            |   |     |      |     |       |
| Turn-off propagation delay<br>INH falling to DRVH falling        | T <sub>DHFF</sub> |   |     | 20   |     | ns    |
| Turn-on propagation delay<br>INH rising to DRVH rising           | T <sub>DHRR</sub> |   |     | 18   |     | ns    |
| DRVH rise time   |                   | C <sub>L</sub> =1nF   |     | 12   |     | ns    |
| DRVH fall time   |                   | C <sub>L</sub> =1nF   |     | 9    |     | ns    |
| Switching Spec Matching  |                   |   |     |      |     |       |
| Minimum input pulse width that changes the output <sup>(6)</sup> | T <sub>PW</sub>   |   |     |      | 50  | ns    |
| Bootstrap diode turn-on or turn-off time $^{(6)}$                | T <sub>BS</sub>   |   |     | 10   |     | ns    |

Note:

6) Guaranteed by design.

7) After startup  $V_{DD}$  fall to 4.5V

8) After startup  $V_{BST}$ -  $V_{SW}$  fall to 5V





Figure 1—Timing Diagram



# **PIN FUNCTIONS**

| Package<br>Pin # | Name                   | Description   |
|------------------|------------------------|---|
| 1                | VDD                    | Supply input. This pin supplies power to all the internal circuitry. A decoupling capacitor to ground must be placed close to this pin to ensure stable and clean supply. |
| 2                | NC                     | No Connection.  |
| 3                | BST                    | Bootstrap. This is the positive power supply for the internal floating high-side MOSFET driver. Connect a bypass capacitor between this pin and SW pin.                   |
| 4                | DRVH                   | Floating driver output.   |
| 5                | SW                     | Switching node.   |
| 6                | EN                     | On/off Control.   |
| 7                | INH                    | Control signal input for the floating driver.   |
| 8                | INL                    | Control signal input for the low side driver.   |
| 9                | VSS,<br>Exposed<br>Pad | Chip ground. Connect to Exposed pad to VSS for proper thermal operation.  |
| 10               | DRVL                   | Low side driver output.   |





www.MonolithicPower.com MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2017 MPS. All Rights Reserved.



#### TYPICAL PERFORMANCE CHARACTERISTICS (continued) $V_{DD}$ =12V, $V_{SS}$ = $V_{SW}$ = 0V, $T_A$ = +25°C, unless otherwise noted. Peak Current vs. V<sub>DD</sub> Voltage 4 3.5 PEAK CURRENT (A) 3 IOLH 2.5 IOLL 2 1.5 IOHL 1 юнн 0.5 0 10 20

8

12


14

 $V_{DD}$  (V)


16

18







**Turn-off Protection Delay** 




Drive Rise Time (1nF Load)




Drive Rise Time (1nF Load)



Drive Fall Time (1nF Load)




### Drive Fall Time (1nF Load)



www.MonolithicPower.com MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2017 MPS. All Rights Reserved.






#### MP1907A Rev. 1.1 www.MonolithicPower.com 12/13/2017 MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2017 MPS. All Rights Reserved.




## **TYPICAL PERFORMANCE CHARACTERISTICS** (continued)

V<sub>DD</sub> =5V, after startup V<sub>DD</sub> falls to 5V, V<sub>SS</sub>=V<sub>SW</sub> = 0V, T<sub>A</sub>= +25°C, unless otherwise noted. Turn-on Propagation Delay Turn-off Propagation Delay Drive Rise Time (1nF Load)




Drive Fall Time (1nF Load)





## **BLOCK DIAGRAM**





### **OPERATION**

### **Under Voltage Lock Out**

When VDD or BST goes below their respective UVLO thresholds, both DRVH and DRVL outputs will go low to turn off both FETs. Once VDD rises above the UVLO threshold, both

DRVH and DRVL will stay low until a rising edge is detected on either INH or INL.

The truth table in Table 1 details the operation of the HSFET and LSFET under different INH, INL and UVLO conditions

| EN | BST-SW<br>Voltage   | V <sub>DD</sub> Voltage | INH    | INL    | DRVH   | DRVL               | UVLO Latch<br>status             | Operating<br>Condition          |  |  |
|----|---------------------|-------------------------|--------|--------|--------|--------------------|----------------------------------|---------------------------------|--|--|
| 0  | х                   | х                       | х      | Х      | Open   | 200kΩ<br>pull down | х                                | х                               |  |  |
|    | Х                   | Х                       | 0      | 0      | 0      | 0                  | Х                                |                                 |  |  |
|    | Х                   | Х                       | 1      | 1      | 0      | 0                  | Х                                |                                 |  |  |
|    | Х                   | Above UVLO              | 0      | 1      | 0      | 1                  | Normal                           |                                 |  |  |
|    | Above<br>UVLO       | Above UVLO              | 1      | 0      | 1      | 0                  | Normal                           | Normal Operation                |  |  |
|    | Above<br>UVLO       | Above UVLO              | 1      | 1      | 1      | 1                  | Normal                           |                                 |  |  |
|    | Falls below<br>UVLO | Above UVLO              | х      | Х      | 0      | 0                  | Normal to<br>Tripped             | Normal-to-Tripped               |  |  |
|    | Above<br>UVLO       | Falls below<br>UVLO     | х      | Х      | 0      | 0                  | Normal to<br>Tripped             | Transition                      |  |  |
|    | Х                   | Above UVLO              | 0 or 1 | 0 or 1 | 0      | 0                  | Tripped                          | When UVLO latch is              |  |  |
|    | Х                   | Below UVLO              | Х      | Х      | 0      | 0                  | Tripped                          | tripped.                        |  |  |
| 1  | х                   | Above UVLO              | 0 to 1 | 0 to 1 | 0      | 0                  | Tripped, Reset<br>by INL & INH   |                                 |  |  |
|    | х                   | Above UVLO              | 1 to 0 | 1      | 0      | 0 to 1             | Tripped, Reset by INH Falling    |                                 |  |  |
|    | Below<br>UVLO       | Above UVLO              | 1      | 1 to 0 | 0      | 0                  | Tripped, Reset<br>by INL Falling |                                 |  |  |
|    | Above<br>UVLO       | Above UVLO              | 1      | 1 to 0 | 1      | 1 to 0             | Tripped, Reset<br>by INL Falling | Tripped to Normal<br>Transition |  |  |
|    | Below<br>UVLO       | Above UVLO              | 0      | 0 to 1 | 0      | 0 to 1             | Tripped, Reset<br>by INL         |                                 |  |  |
|    | Below<br>UVLO       | Above UVLO              | 0 to 1 | 0      | 0      | 0                  | Tripped, Reset<br>by INH         |                                 |  |  |
|    | Above<br>UVLO       | Above UVLO              | 0 to 1 | 0      | 0 to 1 | 0                  | Tripped, Reset<br>by INH         |                                 |  |  |

### Table1 States of Driver Output under different conditions

Note: x = Don't Care.




## **APPLICATION INFORMATION**

### **Reference Design Circuits**

### Half Bridge Motor Driver

In half-bridge converter topology, the MOSFETs are driven alternately with some dead time. Therefore, INH and INL are driven with

alternating signals from the PWM controller. The input voltage can be up to 100V in this application.






### **Active-Clamp Forward Converter**


In active-clamp forward converter topology, the MOSFETs are driven alternately. The high-side MOSFET, along with capacitor  $C_{reset}$ , is used to reset the power transformer in a lossless manner.

This topology lends itself well to run at duty cycles exceeding 50%. For these reasons, the input voltage may not be able to run at 100V for this application.





# PACKAGE INFORMATION



### **RECOMMENDED LAND PATTERN**

**NOTICE:** The information in this document is subject to change without notice. Please contact MPS for current specifications. Users should warrant and guarantee that third party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.