



CCD VERTICAL DRIVER FOR DIGITAL CAMERAS

Check for Samples: VSP1900

FEATURES

- CCD Vertical Driver:
 - Three Field CCD Support
 - Two Field CCD Support
- Output Drivers:
 - 3 Levels Driver (V-Transfer) x 5
 - 2 Levels Driver (V-Transfer) x 3
 - 2 Levels Driver (E-Shutter) x 1
- Driver Capability:
 - 450 pF to 1890 pF With 60 Ω to 240 Ω
- Input Phase:
 - 3 State (V-Transfer) x 5
 - 2 State (V-Transfer) x 3
 - 2 State (E-Shutter) x 1
- Portable Operation
 - Input Interface: 2.7 V to 5.5 V

- Power Supply:
 - VDD 2.7 V to 5.5 V
 - VL -5 V to -9 V
 - VM GND
 - VH 11.5V to 15.5 V

APPLICATIONS

- Digital Camera
- Video Camera

DESCRIPTION

The VSP1900 is a CCD vertical clock driver with electric-shutter support. This device is composed of eight vertical transfer channels, which support both 3-field CCD and 2-field CCD operation. The VSP1900 contributes low power consumption and device count reduction in the system.







These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

PACKAGING ORDERING INFORMATION(1)

PRODUCT	PACKAGE	PACKAGE DESIGNATOR	OPERATING TEMPERATURE RANGE	PACKAGE MARKING	ORDER NUMBER	TRANSPORT MEDIA	
VSP1900	TSSOP30	DBT	–25°C to 85°C	VSP1900	VSP1900	Tube (60 units per tube)	

⁽¹⁾ For the most current specification and package information, refer to our web site at www.ti.com

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted)(1)

		VALUES	UNIT
	VDD	GND -0.3 to 7	
Supply voltage	VL	GND to -10	V
	VH	VL + 26	
Input voltage, V _{IN}	•	GND -0.3 to (VDD + 0.3)	٧
Ambient temperatu	re under bias	-25 to 85	°C
Storage temperatu	re, T _{stg}	-55 to 150	°C
Junction temperatu	ıre, T _J	150	°C
Package temperate	ure (IR reflow, peak)	260	°C

⁽¹⁾ Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

over operating free-air temperature range (unless otherwise noted)

	MIN	NOM MAX	UNIT
Supply voltage, VDD	2.7	5.5.	V
Supply voltage, VL	- 5	-9	V
Supply voltage, VH	11.5	15.5	V
Input voltage, V _{IN}		GND03 to (VDD + 0.3)	V



ELECTRICAL CHARACTERISTICS

All specifications at $T_A = 25^{\circ}C$ (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN ⁽¹⁾	TYP	MAX ⁽¹⁾	UNIT	
	DC power consumption			5.3		mW	
	Switching power consumption			550		mW	
DC CH	ARACTERISTICS						
V_{IH}	High-level input voltage		0.7VDD			V	
V _{IL}	Low-level input voltage				0.2VDD	V	
I _{IN}	Input current	V _{IN} = GND to 5 V (without pullup or pulldown resistor)	-10	0	10	μA	
		V _{IN} = GND to 5 V (pullup or pulldown resistor)	-625	0	625	·	
I _{IH}				0.1	0.2		
I _{DD}	Operating supply current			1		mA	
I _{IL}							
I _{OL}		V1, V2, V3A, V3B, V4, V5A, V5B, V6 = -8.1 V	10				
I _{OM1}		V1, V2, V3A, V3B, V4, V5A, V5B, V6 = -0.2 V			-5		
I _{OM2}	Output august	V1, V3A, V3B, V5A, V5B = 0.2 V	5			A	
I _{OH}	Output current	V1, V3A, V3B, V5A, V5B = 14.55 V			-7.2	mA	
I _{OSL}		SUB = -8.1 V	5.4				
I _{OSH}		SUB = 14.55 V			-4		

⁽¹⁾ Specified by design

SWITCHING CHARACTERISTICS

All specification at TA = 25°C (unless otherwise noted)


PARAMETER		PARAMETER TEST CONDITIONS		TYP	MAX ⁽¹⁾	UNIT
t _{d(PLM)}				15	100	
t _{d(PMH)}				20	100	
$t_{d(PLH)}$	Propagation delay time			20	100	no
$t_{d(PML)}$	Propagation delay time			15	50	ns
$t_{d(PHM)}$				30	50	
$t_{d(PHL)}$				30	50	
$t_{r(TLM)}$		$VL \rightarrow VM$			300	
$t_{r(TMH)}$	Rise time	$VM \rightarrow VH$			300	ns
$t_{r(TLH)}$		$VL \rightarrow VH$			300	
$t_{f(TML)}$		$VM \rightarrow VL$			300	
$t_{f(THM)}$	Fall time	$VH \rightarrow VM$			300 r	
$t_{f(THL)}$		$VH \rightarrow VL$			300	
$V_{n(CLH)}$						
$V_{n(CLL)}$						
$V_{n(CMH)}$	Output noise voltage				2	V
$V_{n(CML)}$						
V _{n(CHL)}						

(1) Specified by design



PIN ASSIGNMENTS

DBT PACKAGE (TOP VIEW)




TERMINAL FUNCTIONS

TERMINAL NAME NO.		TVDE	DECEDIPTION			
		TYPE	DESCRIPTION			
GND	1, 15, 29, 30	Р	Ground			
SUBN	2	DI	CCD substrate clock SUB input			
V2N	3	DI	Vertical transfer clock 2 input			
V4N	4	DI	Vertical transfer clock 4 input			
V6N	5	DI	Vertical transfer clock 6 input			
DVDD	6	Р	Digital power supply			
V5BN	7	DI	Vertical transfer clock 5B input			
CH5N	8	DI	Read out clock 5 input			
CH1N	9	DI	Read out clock 1 input			
V1N	10	DI	Vertical transfer clock 1 input			
CH2N	11	DI	Read out clock 2 input			
V3AN	12	DI	Vertical transfer clock 3A input			
V5AN	13	DI	Vertical transfer clock 5A input			
CH3N	14	DI	Read out clock 3 input			
V3BN	16	DI	Vertical transfer clock 3B input			
CH4N	17	DI	Read out clock 4 input			
VL	18	Р	Output driver power supply			
V3B	19	DO	Vertical transfer clock 3B output			
V5A	20	DO	Vertical transfer clock 5A output			
V3A	21	DO	Vertical transfer clock 3A output			
V1	22	DO	Vertical transfer clock 1 output			
VH	23	Р	Output driver power supply			
V5B	24	DO	Vertical transfer clock 5B output			
V6	25	DO	Vertical transfer clock 6 output			
V4	26	DO	Vertical transfer clock 4 output			
V2	27	DO	Vertical transfer clock 2 output			
SUB	28	DO	CCD substrate clock SUB output			



FUNCTIONAL BLOCK DIAGRAM






TRUTH TABLE

	IN	PUT		OUTPUT							
V1N	CH1N			V1							
V3AN	CH2N			V3A							
V3BN	CH4N	V2N		V3B	V2						
V5AN	CH3N	V4N		V5A	V4						
V5BN	CH5N	V6N	SUBN	V5B	V6	SUBN					
L	L	Х	Х	VH	Х	X					
L	Н	Х	Х	VM	Х	Х					
Н	L	Х	Х	Z	Х	X					
Н	Н	Х	Х	VL	Х	Х					
X	Х	L	Х	Х	VM	X					
Х	Х	Н	Х	Х	VL	Х					
Х	Х	Х	L	Х	Х	VH					
Х	Х	Х	Н	Х	Х	VL					

SWITCHING WAVEFORM





LOADING DIAGRAM

	R1, R2, R4, R6	60 Ω
Vertical clock series resistor	R3A, R5A	240 Ω
	R3B, R5B	80 Ω
	СФV1	1280 pF
Vertical alack to CND	СФV3А, СФV3В	640 pF
Vertical clock to GND	СФV5А, СФV5В	640 pF
	СФV2, СФV4, СФV6	400 pF
	СФV12	510 pF
	СФV23А, СФV23В	50 pF
Between vertical clock	СФV45А, СФV45В	50 pF
Between vertical clock	СФV3А4, СФV3В4	260 pF
	СФV5А6, СФV5В6	260 pF
	СФV61	100 pF
Substrate clock to GND	СФVSUB	1000 pF
Vertical clock GND resistor	R GND	18 Ω




Figure 1. VSP1900 Loading Diagram



DESCRIPTION

The VSP1900 is a CCD vertical clock driver with electric shutter. The VSP1900 is composed of five 3-state and three 2-state vertical transfer channels, which support both 3 field and 2 field CCD operation. The VSP1900 contributes low power consumption and parts number reduction in the system.

OPERATION

Power On/Off Sequence

This is the same as the CCD power up sequence, when power on, VDD powers on first VH, VM powers on second, and VL powers on later. When powering off, VL powers off first, VH, VM powers off second, and VDD powers off later.

Vertical Transfer Signal

The VSP1900 receives signals from TG (CCD timing generator). The input signal is converted into the operating voltage levels of the CCD by the level shifter. The level shifter circuits connect to a 2-state or 3-state driver, which is connected to the CCD input pin. While using a 2-field CCD, one of the 3-state drivers is used as a 2-state driver. The CH#N pin is pulled up internally, so that the VH level does not appear on the output pin.




Figure 2. VSP1900 Circuit Application

REVISION HISTORY

www.ti.com 13-Aug-2021

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
VSP1900DBT	ACTIVE	TSSOP	DBT	30	60	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	0 to 85	VSP1900	Samples
VSP1900DBTG4	ACTIVE	TSSOP	DBT	30	60	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	0 to 85	VSP1900	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



PACKAGE OPTION ADDENDUM

www.ti.com 13-Aug-2021

PACKAGE MATERIALS INFORMATION

www.ti.com 5-Jan-2022


TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
VSP1900DBT	DBT	TSSOP	30	60	530	10.2	3600	3.5
VSP1900DBTG4	DBT	TSSOP	30	60	530	10.2	3600	3.5

SMALL OUTLINE PACKAGE



NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated