

General Description


The SLG59M1639V is a dual-channel, 45 m Ω pFET power switch designed to switch 1.5 to 5.5 V power rails up to 2 A in each channel. When either channel is enabled, reverse-current protection will quickly open the switch in the event of a reverse-voltage condition is detected (a $V_{OUT} > V_{IN} + 50$ mV condition opens the switch). In the event that the channel's V_{IN} voltage is too low, the power switch also contains an internal $V_{IN(UVLO)}$ threshold monitor to keep or to turn the switch OFF. Each power switch is independently controlled via its own low-voltage compatible CMOS input.

Designed to operate over a -40°C to 85°C range, the SLG59M1639V is available in a RoHS-compliant, ultra-small 1.6 x 1.0 mm STDFN package.

Features

- · Integrated 2-Channel pFET Power Switch
- 2 A Maximum Continuous Switch Current per Channel
- Low Typical RDS_{ON}:
 - 45 mΩ at V_{IN} = 5 V
 - 60 mΩ at V_{IN} = 2.5 V
 - 80 mΩ at V_{IN} = 1.5 V
- Operating Voltage: 1.5 V to 5.5 V
- Reverse-current/voltage Protection
- Low-voltage CMOS Logic Compatible Switch Control
- Operating temperature range: -40°C to 85°C
- · Pb-Free / Halogen-Free / RoHS compliant packaging


Pin Configuration



Applications

- · Power-Rail Switching:
 - Notebook/Laptop/Tablet PCs
 - · Smartphones/Wireless Handsets
 - · High-definition Digital Cameras
 - Set-top Boxes
- · Point of Sales Pins
- GPS Navigation Devices

Block Diagram





Pin Description

Pin#	Pin Name	Туре	Pin Description
1	VIN2	MOSFET	Input and source terminal of MOSFET #2. Bypass the VIN2 pin to GND with a 1 μ F (or larger), low-ESR capacitor.
2	ON2	Input	ON2 turns Channel 2 MOSFET ON and is a low logic-level CMOS input with ON_V $_{\rm IL}$ < 0.3 V and ON_V $_{\rm IH}$ > 1 V. As the ON2 input circuit does not have an internal pull-down resistor, connect ON2 pin directly to a GPIO controller – do not allow this pin to be open circuited.
3	ON1	Input	ON1 turns Channel 1 MOSFET ON and is a low-logic level CMOS input with ON_V $_{\rm IL}$ < 0.3 V and ON_V $_{\rm IH}$ > 1 V. As the ON1 input circuit does not have an internal pull-down resistor, connect ON1 pin directly to a GPIO controller – do not allow this pin to be open circuited.
4	VIN1	MOSFET	Input and source terminal of MOSFET #1. Bypass the VIN1 pin to GND with a 1 μ F (or larger), low-ESR capacitor.
5	VOUT1	MOSFET	Output and drain terminal of MOSFET #1.
6	NC	No Connect	No connection. Do not make connection to any other pin - leave Pin 6 as an open circuit.
7	GND	GND	Ground connection. Connect this pin to system analog or power ground plane.
8	VOUT2	MOSFET	Output and drain terminal of MOSFET #2.

Ordering Information

Part Number	Туре	Production Flow
SLG59M1639V	STDFN	Industrial, -40 °C to 85 °C
SLG59M1639VTR	STDFN (Tape and Reel)	Industrial, -40 °C to 85 °C



Absolute Maximum Ratings

Parameter	Description	Conditions	Min.	Тур.	Max.	Unit
V _{IN[1,2]}	Power Switch Input Voltage		-0.3		6	V
T _S	Storage Temperature		-65	-	150	°C
ESD _{HBM}	ESD Protection	Human Body Model	2000			V
ESD _{CDM}	ESD Protection	Charged Device Model	1000			V
MSL	Moisture Sensitivity Level			1		
θ_{JA}	Thermal Resistance	1.0 x 1.6 mm 8L STDFN		82		°C/W
T _{J,MAX}	Maximum Junction Temperature			150		°C
MOSFET IDS _{CONT}	Continuous Current from VIN to VOUT	Each channel, T _J < 150°C	-		2	Α
MOSFET IDS _{PK}	Peak Current from Drain to Source	Maximum pulsed switch current, pulse width < 1 ms, 1% duty cycle		-	2.5	Α

Note: Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Electrical Characteristics

1.5 V \leq V_{IN[1,2]} \leq 5.5 V; C_{IN} = 1 μ F, T_A =-40 °C to 85 °C, unless otherwise noted. Typical values are at T_A = 25 °C (unless otherwise stated)

Parameter	Description	Conditions	Min.	Тур.	Max.	Unit
V _{IN[1,2]}	Power Switch Input Voltage		1.5		5.5	V
	V _{IN} Undervoltage Lockout Threshold	$V_{IN} \uparrow$, $V_{ON} = 0 V$, $R_{LOAD} = 10 \Omega$			1.2	V
$V_{IN(UVLO)}$	VIN Officer voltage Lockout Threshold	$V_{IN} \downarrow$, $V_{ON} = 0$ V, $R_{LOAD} = 10 \Omega$	0.5			V
I	Quiescent Supply Current, Both	V_{IN} = 5.25V, V_{ON} = HIGH, no Load	1	3.5	5.3	μΑ
I _{IN}	Channels	V_{IN} = 1.5 V, V_{ON} = HIGH, no Load	1	2.5	4	μΑ
I	OFF Mode Supply Current, Both	V_{IN} = 5.25 V, V_{ON} = LOW, R _{LOAD} = 1 M Ω	1	1	1.5	μΑ
I _{IN(OFF)}	Channels	V_{IN} = 1.5 V, V_{ON} = LOW, R _{LOAD} = 1 M Ω		0.4	1.0	μΑ
		T _A = 25°C, V _{IN} = 5.0 V, I _{DS} = -200 mA		45	55	mΩ
RDS _{ON}	ON Resistance	T _A = 25°C, V _{IN} = 2.5 V, I _{DS} = -200 mA		60	72	mΩ
		T _A = 25°C, V _{IN} = 1.5 V, I _{DS} = -200 mA		80	96	mΩ
V _{REVERSE}	Reverse-current Voltage Threshold			50		mV
I _{REVERSE}	Reverse-current Leakage Current after Reverse Current Event	$V_{OUT} - V_{IN} > V_{REVERSE}$; $T_A = 25$ °C; ON1, ON2 = GND		0.6		μΑ
V _{ON[1,2]}	ON[1,2] Pin Voltage Range		0		V _{IN[1,2]}	V
I _{ON(Leakage)}	ON[1,2] Pin Leakage Current	$1.4 \text{ V} \le \text{V}_{ON} \le \text{V}_{IN} \text{ or } \text{V}_{ON} = \text{GND}$			1	μΑ
ON_{VIH}	ON[1,2] Pin Input High Voltage		1		V _{IN[1,2]}	V
ON_V _{IL}	ON[1,2] Pin Input Low Voltage		-0.3	0	0.3	V
ON _{HYS}	ON[1,2] Hysteresis			60		mV




Electrical Characteristics (continued)

1.5 V \leq V_{IN[1,2]} \leq 5.5 V; C_{IN} = 1 μ F, T_A =-40 °C to 85 °C, unless otherwise noted. Typical values are at T_A = 25 °C (unless otherwise stated)

Parameter	Description	Conditions	Min.	Тур.	Max.	Unit
T _{REV}	Reverse-current Detect Response Delay	V _{IN} = 5 V		10		μs
T _{REARM}	Reverse Detect Rearm Time			0.6		ms
T	ON[1,2] Delay Time	50% ONx to 50% V_{OUTx} ↑; $T_A = 25$ °C, $V_{INx} = 5$ V; $R_{LOAD} = 10$ Ω, $C_{LOAD} = 0.1$ μF		1.1	1.65	ms
T _{ON_Delay}	ON[1,2] Delay Time	50% ONx to 50% $V_{OUTx} \uparrow$; $T_A = 25$ °C, $V_{INx} = 1.5$ V; $R_{LOAD} = 10$ Ω, $C_{LOAD} = 0.1$ μF		0.8	1.2	ms
_	V Pisa Tima	10% to 90% V_{OUTx} ↑; $T_A = 25$ °C, $V_{INx} = 5$ V; $R_{LOAD} = 10$ Ω, $C_{LOAD} = 0.1$ μF		1.0	1.4	ms
T _{VOUTx(R)}	V _{OUT[1,2]} Rise Time	10% to 90% $V_{OUTx} \uparrow$; $T_A = 25$ °C, $V_{INx} = 1.5$ V; $R_{LOAD} = 10$ Ω, $C_{LOAD} = 0.1$ μF		0.5	0.71	ms
T	V Fall Time	90% to 10% $V_{OUTx} \downarrow$; $T_A = 25$ °C, $V_{INx} = 5$ V; $R_{LOAD} = 10$ Ω, $C_{LOAD} = 0.1$ μF		2.3	3	μs
$T_{VOUTx(F)}$	V _{OUT[1,2]} Fall Time	90% to 10% $V_{OUTx} \downarrow$; $T_A = 25$ °C, $V_{INx} = 1.5$ V; $R_{LOAD} = 10$ Ω, $C_{LOAD} = 0.1$ μF		2.3	3	μS
T _{OFF_Delay}	OFF Delay Time	50% ONx to 50% $V_{OUTx} \downarrow$; $T_A = 25$ °C, $V_{INx} = 5$ V; $R_{LOAD} = 10$ Ω, $C_{LOAD} = 0.1$ μF		3.1	4.1	μS
	Oli Delay fillie	50% ONx to 50% $V_{OUTx} \downarrow$; $T_A = 25$ °C, $V_{INx} = 1.5$ V; $R_{LOAD} = 10$ Ω, $C_{LOAD} = 0.1$ μF		5	6.5	μS


T_{ON_Delay} , $V_{S(SR)}$, and T_{Total_ON} Timing Details






Typical Performance Characteristics

RDS_{ON} vs. V_{IN[1,2]} and Temperature



$\ensuremath{\mathsf{RDS}_\mathsf{ON}}$ vs.Temperature and $\ensuremath{V_{\mathsf{IN}[1,2]}}$





V_{IN[1,2]} Inrush Current Details

When either channel of the SLG59M1639V is enabled with ON[1,2] \uparrow , the power switch closes to charge the $V_{OUT[1,2]}$ output capacitor to $V_{IN[1,2]}$. The charging current drawn from $V_{IN[1,2]}$ is commonly referred to as " V_{IN} inrush current" and can cause the input power source to collapse if the V_{IN} inrush current is too high.

Since the $V_{OUT[1,2]}$ rise time of the SLG59M1639V is fixed, $V_{IN[1,2]}$ inrush current is then a function of the output capacitance at $V_{OUT[1,2]}$. The expression relating $V_{IN[1,2]}$ inrush current, the SLG59M1639V $V_{OUT[1,2]}$ rise time, and $C_{LOAD[1,2]}$ is:

$$V_{IN[1,2]}$$
 Inrush Current = $C_{LOAD[1,2]} \times \frac{\Delta V_{OUT[1,2]}}{V_{OUT[1,2]}}$ Rise Time

where in this expression $\Delta V_{OUT[1,2]}$ is equivalent to $V_{IN[1,2]}$ if the initial SLG59M1639V's output voltages are zero.

In the table below are examples of $V_{IN[1,2]}$ inrush currents assuming zero initial charge on $C_{LOAD[1,2]}$ as a function of $V_{IN[1,2]}$.

V _{IN[1,2]}	V _{OUT[1,2]} Rise Time	C _{LOAD[1,2]}	Inrush Current
1.5 V	0.5 μs	0.1 μF	0.3 mA
5 V	1 μs	0.1 μF	0.5 mA

Since the relationship is linear and If $C_{LOAD[1,2]}$ were increased to 1 μ F, then the $V_{IN[1,2]}$ inrush currents would be 10x higher in either example. If a large $C_{LOAD[1,2]}$ capacitor is required in the application and depending upon the strength of the input power source, it may very well be necessary to increase the C_{IN} -to- C_{LOAD} ratio to minimize $V_{IN[1,2]}$ droop during turn-on.

For other V_{OUT[1,2]} rise time options, please contact Dialog for additional information.

Power Dissipation

The junction temperature of the SLG59M1639V depends on factors such as board layout, ambient temperature, external air flow over the package, load current, and the RDS_{ON}-generated voltage drop across each power MOSFET. While the primary contributor to the increase in the junction temperature of the SLG59M1639V is the power dissipation of its power MOSFETs, its power dissipation and the junction temperature in nominal operating mode can be calculated using the following equations:

$$PD_{TOTAL} = (RDS_{ON1} \times I_{DS1}^{2}) + (RDS_{ON2} \times I_{DS2}^{2})$$

where:

PD_{TOTAL} = Total package power dissipation, in Watts (W)

 $RDS_{ON[1,2]}$ = Channel 1 and Channel 2 Power MOSFET ON resistance, in Ohms (Ω), respectively

 $I_{DS[1,2]}$ = Channel 1 and Channel 2 Output current, in Amps (A), respectively and

$$T_J = PD_{TOTAL} \times \theta_{JA} + T_A$$

where:

T_J = Die junction temperature, in Celsius degrees (°C)

 θ_{JA} = Package thermal resistance, in Celsius degrees per Watt (°C/W) – highly dependent on pcb layout

T_A = Ambient temperature, in Celsius degrees (°C)



Power Dissipation (continued)

In nominal operating mode, the SLG59M1639V's power dissipation can also be calculated by taking into account the voltage drop across each switch $(V_{INx}-V_{OUTx})$ and the magnitude of that channel's output current (I_{OUTx}) :

$$\begin{split} & \text{PD}_{\text{TOTAL}} = [(V_{\text{IN1}} - V_{\text{OUT1}}) \times I_{\text{DS1}}] + [(V_{\text{IN2}} - V_{\text{OUT2}}) \times I_{\text{DS2}}] \text{ or} \\ & \text{PD}_{\text{TOTAL}} = [(V_{\text{IN1}} - (R_{\text{LOAD1}} \times I_{\text{DS1}})) \times I_{\text{DS1}}] + [(V_{\text{IN2}} - (R_{\text{LOAD2}} \times I_{\text{DS2}})) \times I_{\text{DS2}}] \end{split}$$

where:

PD_{TOTAL} = Total package power dissipation, in Watts (W)


V_{IN[1,2]} = Channel 1 and Channel 2 Input Voltage, in Volts (V), respectively

 $R_{LOAD[1,2]}$ = Channel 1 and Channel 2 Output Load Resistance, in Ohms (Ω), respectively

I_{DS[1,2]} = Channel 1 and Channel 2 output current, in Amps (A), respectively

 $V_{OUT[1,2]}$ = Channel 1 and Channel 2 output voltage, or $R_{LOAD[1,2]}$ x $I_{DS[1,2]}$, respectively

Power Dissipation Derating Curve




Note: Each V_{IN}, V_{OUT} = 1 in² 1.2 oz. copper on FR4



SLG59M1639V Layout Suggestion








Note: All dimensions shown in micrometers (μm)

Package Top Marking System Definition




ABC - 3 alphanumeric Part Serial Number where A, B, or C can be A-Z and 0-9



Package Drawing and Dimensions

8 Lead STDFN Package 1.0 x 1.6 mm



Unit: mm

Symbol	Min	Nom.	Max	Symbol	Min	Nom.	Max
Α	0.50	0.55	0.60	D	1.55	1.60	1.65
A1	0.005	-	0.050	E	0.95	1.00	1.05
A2	0.10	0.15	0.20	L	0.35	0.40	0.45
b	0.13	0.18	0.23	L1	0.225	0.275	0.325
е	().40 BSC	,				




Tape and Reel Specifications

Bookaga	# of	Nominal	Max Units		Reel &	Leader (min)		Trailer (min)		Tape	Part
Package Type	Pins	Package Size [mm]	per Reel	per Box	Hub Size [mm]	Pockets	Length [mm]	Pockets	Length [mm]	Width [mm]	Pitch [mm]
STDFN 8L 1x1.6mm 0.4P FCD Green	8	1.0 x 1.6 x 0.55	3,000	3,000	178 / 60	100	400	100	400	8	4

Carrier Tape Drawing and Dimensions

Package Type	Pocket BTM Length	Pocket BTM Width	Pocket Depth	Index Hole Pitch	Pocket Pitch	Index Hole Diameter	Index Hole to Tape Edge	Index Hole to Pocket Cen- ter	Tape Width
	Α0	В0	K0	P0	P1	D0	E	F	W
STDFN 8L 1x1.6mm 0.4P FCD Green	1.12	1.72	0.7	4	4	1.55	1.75	3.5	8



Recommended Reflow Soldering Profile

Please see IPC/JEDEC J-STD-020: latest revision for reflow profile based on package volume of 0.88 mm³ (nominal). More information can be found at www.jedec.org.

SLG59M1639V



Ultra-small 2-Channel 45 m Ω /2 A Power Switch with Reverse-Current Blocking

Revision History

Date	Version	Change		
9/17/2018	1.07	Updated style and formatting Updated Charts		
8/29/2017	1.06	Updated Inrush Current Details Fixed typos		
4/13/2017	1.05	Fixed Reverse Voltage Detection equation		
4/18/2016	1.04	Updated Electrical Characteristics		
4/1/2016	1.03	Fixed typo in Pin Configuration		
2/17/2016	1.02	Updated POD and Landing Pattern		
2/9/2016	1.01	Updated Electrical Characteristics		
2/3/2016	1.00	Production Release		