

11.3 Gbps Differential VCSEL Driver With Output Waveform Shaping

FEATURES

- Up to 11.3 Gbps Operation
- 2-Wire Digital Interface
- Digitally Selectable Modulation Current up to 24 mApp Differential
- Digitally Selectable Bias Current up to 20 mA
- Automatic Power Control (APC) Loop
- Supports Transceiver Management System (TMS)
- Programmable Input Equalizer
- Output Waveform Control
- Includes Laser Safety Features
- Analog Temperature Sensor Output
- Selectable Monitor Photodiode Current Range

- Output Polarity Select
- Single 3.3V Supply
- Operating Temperature –40°C to 85°C
- Surface Mount Small Footprint $4mm \times 4mm$ 20 Pin RoHS compliant QFN Package

APPLICATIONS

- 10 Gigabit Ethernet Optical Transmitters
- 8x and 10x Fibre Channel Optical Transmitters
- SONET OC-192/SDH STM-64 Optical Transmitters
- SFP+ and XFP Transceiver Modules
- XENPAK, XPAK, X2 and 300-pin MSA Transponder Modules

DESCRIPTION

The ONET8501V is a high-speed, 3.3V laser driver designed to directly modulate VCSELs at data rates from 2 Gbps up to 11.3 Gbps.

The device provides a two-wire serial interface which allows digital control of the modulation and bias currents, eliminating the need for external components. Output waveform control, in the form of cross point control and independent over- and undershoot capability on the rising and falling edges is also available to improve VCSEL edge speeds and the optical eye diagram. An optional input equalizer can be used for equalization of up to 300mm (12 inch) of microstrip or stripline transmission line on FR4 printed circuit boards.

The ONET8501V includes an integrated automatic power control (APC) loop as well as circuitry to support laser safety and transceiver management systems. The VCSEL driver is characterized for operation from -40° C to 85°C ambient temperatures and is available in a small footprint 4mm × 4mm 20 pin RoHS compliant QFN package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

ONET8501V

SLLS837B-JUNE 2007-REVISED SEPTEMBER 2007





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

BLOCK DIAGRAM

A simplified block diagram of the ONET8501V is shown in Figure 1.

The VCSEL driver consists of an equalizer, a limiter, a waveform shaping block with over- and undershoot control, an output driver, power-on reset circuitry, a 2-wire serial interface including a control logic block, a modulation current generator and a bias current generator with automatic power control loop, and an analog reference block.





Figure 1. Simplified Block Diagram of the ONET8501V



PACKAGE

The ONET8501V is packaged in a small footprint $4mm \times 4mm$ 20 pin RoHS compliant QFN package with a lead pitch of 0,5 mm. The pin out is shown below.



TERMINAL FUNCTIONS

TERM	MINAL							
PIN NAME TYPE NO.		TYPE	DESCRIPTION					
1	DIS	Digital-in	Disables bias, modulation and peaking currents when set to high state. Toggle to reset a fault condition. Recommend shorting pin to GND if disable feature is not used.					
2	RZTC	Analog	Connect external zero TC 28.7k Ω resistor to ground (GND). Used to generate a defined zero TC reference current for internal DACs.					
3	TS	Analog-out	Temperature sensor output.					
4	SCK	Digital -in	2-wire interface serial clock. Includes a pull-up resistor to VCC.					
5	SDA	Digital -in	2-wire interface serial data input. Includes a pull-up resistor to VCC.					
6, 9, EP	GND	Supply	Circuit ground. Exposed die pad (EP) must be grounded.					
7	DIN+	Analog-in	Non-inverted data input. On-chip differentially 100Ω terminated to DIN–. Must be AC coupled.					
8	DIN-	Analog-in	Inverted data input. On-chip differentially 100Ω terminated to DIN+. Must be AC coupled.					
10	FLT	Digital-out	Fault detection flag. LVCMOS output with source and sink capability.					
11	BGV	Anolog-out	Buffered bandgap voltage with 1.16V output. This is a replica of the bandgap voltage at RZTC. For best matching, use the same $28.7k\Omega$ resistor to GND as used at RZTC.					
12	MONB		Bias current monitor. Sources a 3.5% replica of the bias current. Connect an external resistor to ground (GND). If the voltage at this pin exceeds 1.16V a fault is triggered. Typically choose a resistor to give MONB voltage of 0.8V at the maximum desired bias current.					
13	MONP	- Analog-out	Photodiode current monitor. Sources a 27% replica of the photodiode current when PDR = 10, a 54% replica when PDR = 01, and a 270% replica when PDR=00. Connect an external resistor (5k Ω typical) to ground (GND).					
14	COMP		Compensation pin used to control the bandwidth of the APC loop. Connect a 0.01µF capacitor to ground.					
15	PD	Analog	Photodiode input. Pin can source or sink current dependent on register setting.					
16	BIAS	, and og	Sinks average bias current for VCSEL in both APC and open loop modes. Connect to laser cathode through an inductor. BLM15HG102SN1D recommended.					
17, 20	VCC	Supply	3.3V ± 10% supply voltage					



TERMINAL FUNCTIONS (continued)

TERMINAL PIN NAME TYPE NO.						
		TYPE	DESCRIPTION			
18	MOD- CML-out		Inverted modulation current output. On-chip 50Ω back-terminated to VCC. I _{MOD} flows into this pin when input data is low.			
19	MOD+	(current)	Non-inverted modulation current output. On-chip 50Ω back-terminated to VCC. I _{MOD} flows into this pin when input data is high.			

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

		VALUE	UNIT
V _{CC}	Supply voltage ⁽²⁾	-0.3 to 4	V
V _{DIS} , V _{RZTC} , V _{TS} , V _{SCK} , V _{SDA} , V _{FLT} , V _{BGV} , V _{MONB} , V _{MONP} , V _{CAPC} , V _{PD} , V _{BIAS} V _{DIN+} , V _{DIN-} , V _{MOD+} , V _{MOD-}	Voltage at DIS, RZTC, TS, SCK, SDA, FLT, BGV, MONB, MONP, CAPC, PD, BIAS, DIN+, DIN–, MOD+, MOD– ⁽²⁾	-0.3 to 4	V
I _{DIN-} , I _{DIN+}	Maximum current at input pins	25	mA
I _{MOD+} , I _{MOD-}	Maximum current at output pins	30	mA
ESD	ESD rating at all pins	2	kV (HBM)
T _{J,max}	Maximum junction temperature	125	°C
T _{STG}	Storage temperature range	-65 to 150	°C
T _A	Characterized free-air operating temperature range	-40 to 85	°C

(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability

(2) All voltage values are with respect to network ground terminal

RECOMMENDED OPERATING CONDITIONS

over operating free-air temperature range (unless otherwise noted)

			MIN	TYP	MAX	UNIT
V _{CC}	Supply voltage		2.95	3.3	3.6	V
VIH	Digital input high voltage	DIS, SCK, SDA	2			V
VIL	Digital input low voltage	DIS, SCK, SDA			0.8	V
	Bias output headroom voltage	V _{BIAS} – GND	300			mV
		High step size mode, min. step size = 5 µA		25		μA
		High step size mode, max. step size = 5 µA		1280		
		Medium step size mode, min. step size = $2.5 \mu A$		12.5		
	Photodiode current range	Medium step size mode, max. step size = 2.5μ A		640		
		Low step size mode, min. step size = $0.5 \mu A$		2.5		
		Low step size mode, max. step size = 0.5 µA		128		
R _{RZTC}	Zero TC resistor value ⁽¹⁾	1.16 V bandgap bias across resistor, E96, 1% accuracy	28.4	28.7	29	kΩ
VIN	Differential input voltage swing		100		1200	mV _{pp}
t _{R-IN}	Input rise time	20%-80%		30	55	ps
t _{F-IN}	Input fall time	20%-80%		30	55	ps
T _A	Operating free-air temperature		-40		85	°C

(1) Changing the value will alter the DAC ranges.

DC ELECTRICAL CHARACTERISTICS

Over recommended operating conditions, all values are for open-loop operation, I_{MODC} = 12 mA, I_{BIASC} = 6 mA, and R_{RZTC} = 28.7 k Ω , unless otherwise noted

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{CC}	Supply voltage		2.95	3.3	3.6	V
		I_{MODC} = 12 mA, I_{BIASC} = 6 mA, including $I_{MODC},$ No waveform shaping, EQENA = 0		50	70	
		I_{MODC} = 12 mA, I_{BIASC} = 6 mA, including $I_{MODC},$ No waveform shaping, EQENA = 1		55	75	
I _{VCC}	Supply current	I_{MODC} = 12 mA, I_{BIASC} = 6 mA, including I_{MODC} , Single sided max output waveform shaping at MOD+ or MOD–, EQENA = 1		75	90	mA
		I_{MODC} = 12 mA, I_{BIASC} = 6 mA, including I_{MODC} . Double sided max output waveform shaping at MOD+ or MOD–, EQENA = 1		82	100	
		Disabled (DIS=HIGH) or ENA=LOW, EQENA = 0		24		
R _{IN}	Data input resistance	Differential between DIN+ / DIN-	80	100	120	Ω
R _{OUT}	Supply voltage2.953.33.6Supply voltage $I_{NODC} = 12 \text{ mA}, I_{BLASC} = 6 \text{ mA}, including I_{MODC}, No waveformshaping, EQENA = 15070Supply currentI_{NODC} = 12 \text{ mA}, I_{BLASC} = 6 \text{ mA}, including I_{MODC}, No waveformshaping, EQENA = 15575I_{NODC} = 12 \text{ mA}, I_{BLASC} = 6 \text{ mA}, including I_{MODC}, Single sided maxoutput waveform shaping at MOD+ or MOD-, EQENA = 182100Disabled (DIS=HIGH) or ENA-LOW, EQENA = 1Disabled (DIS=HIGH) or ENA-LOW, EQENA = 182100Disabled (DIS=HIGH) or ENA-LOW, EQENA = 0241010Diata output resistanceSingle-ended to VCC405060Digital input currentSCK, SDA, pull up to VCC(1)-101010Digital output hydrageFLT, pull-up to VCC.1001010Digital output dign voltageFLT, pull-up to VCC. ISINK = 1000 µA(2)2.4100Minimum bias currentDAC set to maximum, open and closed loop17200.4Photodiode reverse bias voltageAPC active, IPD = max1.32.3100Photodiode current monitor ratioSource or sink (11)100100100Minimum bias currentDAC set to maximum, open and closed loop172.42.5Temperature sensor ovoltage arange-4OC to 120°C junction temperature. With Mid scale calibration(1).52.5Temperature sensor ovoltage arange-4OC to 120°C junction temperature. With Mid scale calibration(1).52.5Temperature sensor$	Ω				
	Digital input current	SCK, SDA, pull up to VCC ⁽¹⁾	-10		10	μA
	Digital input current	DIS, pull down to GND ⁽¹⁾	-10		10	μA
V _{OH}	Digital output high voltage	FLT, pull-up to V _{CC} , $I_{SOURCE} = 1000 \ \mu A^{(2)}$	2.4			V
V _{OL}	Digital output low voltage	FLT, pull-up to V _{CC} , I_{SINK} = 1000 $\mu A^{(2)}$			0.4	V
I _{BIAS-DIS}	Bias current during disable				100	μA
IBIAS-MIN	Minimum bias current	See ⁽³⁾			200	μA
I _{BIAS-MAX}	Maximum bias current	DAC set to maximum, open and closed loop	17	20		mA
V _{PD}	Photodiode reverse bias voltage	APC active, I _{PD} = max	1.3	2.3		V
	Photodiode fault current level	Percent of target I _{PD} ⁽¹⁾		150%		
V _{TS}	Temperature sensor voltage range	-40°C to 120°C junction temperature. With Mid scale calibration ⁽¹⁾	0.5		2.5	V
	Temperature sensor accuracy	With mid scale calibration ⁽¹⁾		±4		°C
I _{TS}	Temperature sensor drive current	Source or sink ⁽¹⁾		100		μA
		I_{MONP} / I_{PD} with control bit PDR = 10	20%	27%	32%	
	Photodiode current monitor ratio		40%	54%	65%	
		I_{MONP} / I_{PD} with control bit PDR = 00	200%	270%	350%	
	Bias current monitor ratio					
V _{CC-RST}	VCC reset threshold voltage		2.4	2.5	2.8	V
V _{CC-RSTHYS}	VCC reset threshold voltage hysteresis			100		mV
V _{MONB-FLT}	Fault voltage at MONB	Fault occurs if voltage at MONB exceeds value	1.1	1.16	1.2	V

Specified by simulation over process, supply and temperature variation External pull up resistor according to timing requirements (1)

(2) (3) The bias current can be set below the specified minimum according to the corresponding register setting, however in closed loop operation settings below the specified value may trigger a fault.



AC ELECTRICAL CHARACTERISTICS

Over recommended operating conditions with 50 Ω output load, open loop operation, I_{MODC} = 12 mA, I_{BIAS} = 6 mA, and R_{RZTC} = 28.7 k Ω , unless otherwise noted. Typical operating condition is at V_{CC} = 3.3V and T_A = 25°C

	PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
		0.01 GHz < f < 3.9 GHz	-16		
SDD11	Differential input return gain	3.9 GHz < f < 11.1 GHz	(1)		dB
		11.1 GHz < f < 20 GHz	-3		
SCD11	Differential to common mode	f < 8.25 GHz	-35		
	conversion gain	8.25 GHz < f < 20 GHz	-28		dB
t _{R-OUT}	Output rise time	$20\%-80\%,t_{R-IN}<40$ ps, 100 Ω differential load, no waveform shaping, EQENA = 0, 100 mVpp differential input voltage	24	30	50
t _{F-OUT}	Output fall time	$20\%-80\%,$ tr-IN < 40 ps, 100 Ω differential load, no waveform shaping, EQENA = 0, 100 mVpp differential input voltage	24	30	ps
I _{MOD-MAX}	Maximum modulation current	Output stage tail current	16 24		mA
I _{MOD-STEP}	Modulation current step size full		100		
	Modulation current step size half	Modulation current smaller than 6 mA	50		μA
		EQENA = 0, K28.5 pattern at 11.3 Gbps, no waveform shaping, 100 mVpp, 600 mVpp, 1200 mVpp differential input voltage	3.5	9	
DJ	Deterministic output jitter	EQENA = 1, K28.5 pattern at 11.3 Gbps, maximum equalization with 12" transmission line at the input, no waveform shaping, 200 mVpp, 600 mVpp, 1200 mVpp differential input voltage	8.5	15	ps _{p-p}
	Maximum output peaking width		120		
	Minimum output peaking width	– Maximum peaking height ⁽²⁾	30		ps
		Referred to output stage tail current, high range	10		
	Maximum output peaking height	Referred to output stage tail current, low range	5		mA
		Referred to output stage tail current, high range	0.66		
	Output peaking height step size	Referred to output stage tail current, low range	0.33		mA
	Cross point range	600 mVpp differential input	30–70%		
RJ	Random output jitter	50Ω load, EQENA = 0, 100 mVpp differential input voltage	0.4	0.6	ps _{RMS}
T _{APC}	APC time constant	C_{APC} 0.01 $\mu F,I_{PD}$ = 100 $\mu A,PD$ coupling ratio CR = $40^{(2)}$	200		μs
t _{OFF}	Transmitter disable time	Rising edge of DIS to $I_{BIAS} \le 0.1 \times I_{BIAS-NOMINAL}^{(2)}$	1	5	μs
t _{ON}	Disable negate time	Falling edge of DIS to $I_{BIAS} \ge 0.9 \times I_{BIAS-NOMINAL}$ ⁽²⁾		1	ms
t _{INIT1}	Power-on to initialize	Power-on to registers ready to be loaded	0.2	1	ms
t _{INIT2}	Initialize to transmit	Register load STOP command to part ready to transmit valid data ⁽²⁾		2	ms
t _{RESET}	DIS pulse width	Time DIS must held high to reset part ⁽²⁾	100		ns
t _{FAULT}	Fault assert time	Time from fault condition to FLT high ⁽²⁾		50	μs

(1) Differential Return Gain given by SDD11 = $-14 + 13.33 \log_{10}(f/5.5)$, f in GHz

(2) Assured by simulation over process, supply and temperature variation

DETAILED DESCRIPTION

EQUALIZER

The data signal can be applied to an input equalizer by means of the input signal pins DIN+/DIN–, which provide on-chip differential 100Ω line-termination. The equalizer is enabled by setting the EQENA = 1 (bit 1 of register 0). Equalization of up to 300mm (12") of microstrip or stripline transmission line on FR4 printed circuit boards can be achieved. The amount of equalization is digitally controlled by the two-wire interface and control logic block and depends on the register settings EQADJ[0..7] (register 3). The equalizer can also be turned off and bypassed by setting EQENA = 0. For details about the equalizer settings, see Table 16.

LIMITER

By limiting the output signal of the equalizer to a fixed value, the limiter removes any overshoot after the input equalization and provides the input signal for the output signal waveform shaping.

OUTPUT SIGNAL WAVEFORM SHAPING

The output signal waveform shaping provides two paths for the data signal. The delay buffer ensures that both paths have the same transit time. The over- and undershoot peaking width and height are controlled through the two wire interface and the peak driver linearly amplifies the signal. The resultant waveform shaped signal is then added to the output of the main driver. The overshoot width is controlled by register 5 settings OSW[0..3] and the overshoot height is controlled by register 6 settings OSH[0..3]. The undershoot width is controlled by register 7 settings USW[0..3] and the undershoot height is controlled by register 8 settings OSH[0..3].

The peaking current is disabled by setting both over- and undershoot height registers to zero. The peaking current is also disabled when the DIS pin is set to a high level or during a fault condition if the fault detection enable register flag FLTEN is set (bit 3 of register 0).

HIGH-SPEED OUTPUT DRIVER

The modulation current is sunk from the common emitter node of the output driver differential pair by means of a modulation current generator, which is digitally controlled by the 2-wire serial interface.

The collector nodes of the output stages are connected to the output pins MOD+/ MOD-, which include on-chip 2 $\times 50\Omega$ back-termination to VCC. The 50 Ω back-termination together with an optional off chip series resistor helps to sufficiently suppress signal distortion caused by double reflections for VCSEL diodes with impedances from 50 Ω through 110 Ω . The polarity of the output can be selected with the output polarity switch POL (bit 4 of register 9).

MODULATION CURRENT GENERATOR

The modulation current generator provides the current for the current modulator described above. The circuit is digitally controlled by the 2-wire interface block.

An 8-bit wide control bus, MODC[0..7] (register 1), is used to set the desired modulation current. Furthermore, four modulation current ranges can be selected by means of MODRNG1 (bit 1 of register 13) and MODRNG0 (bit 0 of register 13).

The modulation current can be disabled by setting the DIS input pin to a high level. The modulation current is also disabled in a fault condition if the fault detection enable register flag FLTEN is set (bit 3 of register 0).

DC OFFSET CANCELLATION AND CROSS POINT CONTROL

The ONET8501V has DC offset cancellation to compensate for internal offset voltages. The offset cancellation can be disabled by setting OCDIS = 1 (bit 2 of register 9). Disabling the offset cancellation enables the output crossing point to be adjusted from 35% to 65% of the output eye diagram. The crossing point can be moved toward the one level be setting CPSGN = 1 (bit 7 of register 4) and it can be moved toward the zero level by setting CPSGN = 0. The percentage of shift depends upon the register settings CPADJ[0..6] (register 4).



BIAS CURRENT GENERATION AND APC LOOP

The bias current generation and APC loop are controlled by means of the 2-wire interface. In open loop operation, selected by setting OLENA = 1 (bit 4 of register 0) the bias current is set directly by the 8-bit wide control word BIASC[0..7] (register 2). In automatic power control mode, selected by setting OLENA = 0, the bias current depends on the register settings BIASC[0..7] and the coupling ratio (CR) between the VCSEL bias current and the photodiode current. CR = $I_{BIAS-VCSEL}/I_{PD}$.

Three photodiode current ranges can be selected by means of the PDRNG[1..0] bits (register 0). The photodiode range should be chosen to keep the laser bias control DAC, BIASC[0..7], close to the center of its range. This keeps the laser bias current set point resolution high.

For details regarding the bias current setting in open- as well as in closed-loop mode, see Table 16.

In closed-loop mode, the photodiode polarity bit, PDPOL (bit 0 of register 0), must be set for common-anode or common-cathode configuration to ensure proper operation.

ANALOG REFERENCE AND TEMPERATURE SENSOR

The ONET8501V VCSEL driver is supplied by a single 3.3V10% supply voltage connected to the VCC pins. This voltage is referred to ground (GND).

On-chip bandgap voltage circuitry generates a reference voltage, independent of the supply voltage, from which all other internally required voltages and bias currents are derived.

An external zero temperature coefficient resistor must be connected from the RZTC pin of the device to ground (GND). This resistor is used to generate a precise, zero-TC current which is required as a reference current for the on-chip DACs.

In order to minimize the module component count, the ONET8501V provides an on-chip temperature sensor. The output voltage of the temperature sensor is available at the TS pin. Due to the die temperature of the 8501V and for high accuracy applications, the use of an external temperature sensor may be required. However, in order to improve the part-to-part accuracy of the sensor, the offset voltage and temperature slope can be adjusted through the 2-wire interface. The offset voltage can be adjusted by means of the TSSH[0..3] bits (register 10) and the direction of the offset can be set by the sign bit TSHSGN (bit 4 of register 10). The temperature slope can be adjusted by means of the TSSL[0..3] bits (register 11) and the sign bit TSLSGN (bit 4 of register 11).

The temperature sensor can be disabled by setting TSDIS = 1 (bit 1 of register 9).

POWER-ON RESET

The ONET8501V has power on reset circuitry which ensures that all registers are reset to zero during startup. After the power-on to initialize time (t_{INIT1}), the internal registers are ready to be loaded. The part is ready to transmit data after the initialize to transmit time (t_{INIT2}), assuming that the chip enable bit ENA is set to 1 and the disable pin DIS is low.

The ONET8501V can be disabled using either the ENA control register bit or the disable pin DIS. In both cases the internal registers are not reset. After the disable pin DIS is set low and/or the enable bit ENA is set back to 1, the part returns to its prior output settings.

2-WIRE INTERFACE AND CONTROL LOGIC

The ONET8501V uses a 2-wire serial interface for digital control. The two circuit inputs, SDA and SCK, are driven, respectively, by the serial data and serial clock from a microcontroller, for example. Both inputs include $500k\Omega$ pull-up resistors to VCC. For driving these inputs, an open drain output is recommended.

The 2-wire interface allows write access to the internal memory map to modify control registers and read access to read out the control signals. The ONET8501V is a slave device only which means that it cannot initiate a transmission itself; it always relies on the availability of the SCK signal for the duration of the transmission. The master device provides the clock signal as well as the START and STOP commands. The protocol for a data transmission is as follows:

- 1. START command
- 2. 7 bit slave address (0001000) followed by an eighth bit which is the data direction bit (R/W). A zero indicates a WRITE and a 1 indicates a READ.
- 3. 8 bit register address
- 4. 8 bit register data word
- 5. STOP command

Regarding timing, the ONET8501V is I²C compatible. The typical timing is shown in Figure 2 and a complete data transfer is shown in Figure 3. Parameters for Figure 2 are defined in Table 1.

Bus Idle: Both SDA and SCK lines remain HIGH

Start Data Transfer: A change in the state of the SDA line, from HIGH to LOW, while the SCK line is HIGH, defines a START condition (S). Each data transfer is initiated with a START condition.

Stop Data Transfer: A change in the state of the SDA line from LOW to HIGH while the SCK line is HIGH defines a STOP condition (P). Each data transfer is terminated with a STOP condition; however, if the master still wishes to communicate on the bus, it can generate a repeated START condition and address another slave without first generating a STOP condition.

Data Transfer: Only one data byte can be transferred between a START and a STOP condition. The receiver acknowledges the transfer of data.

Acknowledge: Each receiving device, when addressed, is obliged to generate an acknowledge bit. The transmitter releases the SDA line and a device that acknowledges must pull down the SDA line during the acknowledge clock pulse in such a way that the SDA line is stable LOW during the HIGH period of the acknowledge clock pulse. Setup and hold times must be taken into account. When a slave-receiver doesn't acknowledge the slave address, the data line must be left HIGH by the slave. The master can then generate a STOP condition to abort the transfer. If the slave-receiver does acknowledge the slave address but some time later in the transfer cannot receive any more data bytes, the master must abort the transfer. This is indicated by the slave generating the not acknowledge on the first byte to follow. The slave leaves the data line HIGH and the master generates the STOP condition.




Figure 2. I²C Timing Diagram

ONET8501V

SLLS837B-JUNE 2007-REVISED SEPTEMBER 2007



Table 1.	Timing	Diagram	Definitions
----------	--------	---------	-------------

PARAMETER	SYMBOL	MIN	MAX	UNIT
SCK clock frequency	f _{SCK}		400	kHz
Bus free time between START and STOP conditions	t _{BUF}	1.3		μs
Hold time after repeated START condition. After this period, the first clock pulse is generated	t _{HDSTA}	0.6		μs
Low period of the SCK clock	t _{LOW}	1.3		μs
High period of the SCK clock	t _{HIGH}	0.6		μs
Setup time for a repeated START condition	t _{SUSTA}	0.6		μs
Data HOLD time	t _{hddat}	0		μs
Data setup time	t _{SUDAT}	100		ns
Rise time of both SDA and SCK signals	t _R		300	ns
Fall time of both SDA and SCK signals	t _F		300	ns
Setup time for STOP condition	t _{SUSTO}	0.6		μs




Figure 3. Data Transfer

REGISTER MAPPING

The register mapping for register addresses 0 (0x00) through 13 (0x0D) are shown in Table 2 through Table 15. Table 16 describes the circuit functionality based on the register settings.

Table 2. Register 0 (0x00) Mapping – Control Settings

	Register Address 0 (0x00)											
bit 7	bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0											
ENA	PDRNG1	PDRNG0	OLENA	FLTEN	PKRNG	EQENA	PDPOL					

Table 3. Register 1 (0x01) Mapping – Modulation Current

Register Address 1 (0x01)

			0	· · ·			
bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
MODC7	MODC6	MODC5	MODC4	MODC3	MODC2	MODC1	MODC0

Table 4. Register 2 (0x02) Mapping – Bias Current

	Register Address 2 (0x02)											
bit 7	bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0											
BIASC7	BIASC6	BIASC5	BIASC4	BIASC3	BIASC2	BIASC1	BIASC0					

Table 5. Register 3 (0x03) Mapping – Equalizer Adjust

	Register Address 3 (0x03)											
bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0					
EQADJ7	EQADJ6	EQADJ5	EQADJ4	EQADJ3	EQADJ2	EQADJ1	EQADJ0					

	•	abio of Rogios		apping ore	oo i oint /taja		
Register Address 4 (0x04)							
bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
CPSGN	CPADJ6	CPADJ5	CPADJ4	CPADJ3	CPADJ2	CPADJ1	CPADJ0

Table 6. Register 4 (0x04) Mapping – Cross Point Adjust

Table 7. Register 5 (0x05) Mapping – Overshoot Width

			Register Add	lress 5 (0x05)			
bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
_	—	—	—	OSW3	OSW2	OSW1	OSW0

Table 8. Register 6 (0x06) Mapping – Overshoot Height

			Register Add	lress 6 (0x06)			
bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
_	—	—	—	OSH3	OSH2	OSH1	OSH0

Table 9. Register 7 (0x07) Mapping – Undershoot Width

			Register Add	lress 7 (0x07)			
bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
_	—	—	—	USW3	USW2	USW1	USW0

Table 10. Register 8 (0x08) Mapping – Undershoot Height

			Register Add	lress 8 (0x08)			
bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
_	_	_	_	USH3	USH2	USH1	USH0

Table 11. Register 9 (0x09) Mapping – Control Settings

			Register Add	lress 9 (0x09)			
bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
	—	—	POL	OCSRC	OCDIS	TSDIS	SPDIS

Table 12. Register 10 (0x0A) Mapping – Temperature Sensor Shift

			Register Addr	ress 10 (0x0A)			
bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
—	—	_	TSHSGN	TSSH3	TSSH2	TSSH1	TSSH0

Table 13. Register 11 (0x0B) Mapping – Temperature Sensor Slope

			Register Add	ress 11 (0x0B)			
bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
_	—		TSLSGN	TSSL3	TSSL2	TSSL1	TSSL0

Table 14. Register 12 (0x0C) Mapping – Cross Point Range

			Register Add	ress 12 (0x0C)			
bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
_	_	—	—		—	CPRNG1	CPRNG0



Table 15. Register 13 (0x0D) Mapping – Modulation Range

			Register Add	ress 13 (0x0D)			
bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
—	—	—	—	—	—	MODRNG1	MODRNG0

SYMBOL REGISTER FUNCTION Enable chip bit: ENA Enable bit 7 1 = chip enabled. Can be toggled low to reset a fault condition 0 = chip disabledPhotodiode current range bits: With Coupling Ratio CR between VCSEL bias current and photodiode current PDRNG1 Photodiode current range bit 6 = 30 $1X = 25\mu A - 1280\mu A / 5\mu A$ resolution PDRNG0 Photodiode current range bit 5 $01 = 12.5\mu A - 640\mu A / 2.5\mu A$ resolution $00 = 2.5\mu A - 128\mu A / 0.5\mu A$ resolution Open loop enable bit: OLENA Open loop enable bit 4 1 = open loop bias current control, 0 = closed loop bias current control Fault detection enable bit: FLTEN Fault detection enable bit 3 1 = fault detection on 0 = fault detection off Laser peaking tail current range (over- and undershoot): PKRNG Peaking tail current range bit 2 1 = 0mA - 12mA0 = 0mA- 6mA Equalizer enable bit EQENA Equalizer Enable bit 1 1 = equalizer enabled 0 = equalizer disabled Photodiode polarity bit: PDPOL Photodiode polarity bit 0 1 = photodiode cathode connected to V_{CC} 0 = photodiode anode connected to GND MODC7 Modulation current bit 7 (MSB) Modulation current setting: MODC6 Modulation current bit 6 MODC5 Modulation current bit 5 MODRNG = 00 (see below); Modulation current: 24 mA / 94 µA steps MODC4 Modulation current bit 4 MODRNG = 01 (see below): Modulation current: 20 mA / 78 µA steps MODC3 Modulation current bit 3 MODRNG = 10 (see below); Modulation current: 15.8 mA / 62 µA steps MODC2 Modulation current bit 2 MODRNG = 11 (see below); Modulation current: 12 mA / 47 µA steps MODC1 Modulation current bit 1 MODC0 Modulation current bit 0 (LSB) BIASC7 Bias current bit 7 (MSB) Closed loop (APC): BIASC6 Bias current bit 6 Coupling ratio CR = I_{BIAS-VCSEL} / I_{PD}, BIASC = 0 .. 255, I_{BIAS-VCSEL} ≤ 20mA: BIASC5 Bias current bit 5 BIASC4 Bias current bit 4 PDRNG = 00 (see above); $I_{BIAS-VCSEL} = 0.5 \ \mu A \times CR \times BIASC$ BIASC3 PDRNG = 01 (see above); $I_{BIAS-VCSEL} = 2.5 \ \mu A \times CR \times BIASC$ Bias current bit 3 PDRNG = 1X (see above); $I_{BIAS-VCSEL} = 5 \ \mu A \times CR \times BIASC$ BIASC2 Bias current bit 2 BIASC1 Bias current bit 1 BIASC0 Bias current bit 0 (LSB) **Open loop:** $I_{BIAS-VCSEL} = 86 \ \mu A \times BIASC$ EQADJ7 Equalizer adjustment bit 7 (MSB) Equalizer adjustment setting EQADJ6 Equalizer adjustment bit 6 EQADJ5 Equalizer adjustment bit 5 EQENA = 0 (see above) EQADJ4 Equalizer adjustment bit 4 Equalizer is turned off and bypassed

Table 16. Register Functionality

Equalizer adjustment bit 3

EQADJ3

Table 16. Register Functionality (continued)

SYMBOL	REGISTER	FUNCTION
EQADJ2	Equalizer adjustment bit 2	EQENA = 1 (see above)
EQADJ1	Equalizer adjustment bit 1	Maximum equalization for 00000000
EQADJ0	Equalizer adjustment bit 0 (LSB)	Minimum equalization for 1111111
CPSGN	Eye crossing sign bit 7	Eye cross-point adjustment setting
CPADJ6	Eye crossing adjustment bit 6 (MSB)	CPSGN = 1 (positive shift)
CPADJ5	Eye crossing adjustment bit 5	Maximum shift for 1111111
CPADJ4	Eye crossing adjustment bit 4	Minimum shift for 0000000
CPADJ3	Eye crossing adjustment bit 3	CPSGN = 0 (negative shift)
CPADJ2	Eye crossing adjustment bit 2	Maximum shift for 1111111
CPADJ1	Eye crossing adjustment bit 1	Minimum shift for 0000000
CPADJ0	Eye crossing adjustment bit 0 (LSB)	
OSW3	Overshoot width adjustment bit 3 (MSB)	Overshoot width adjustment setting
OSW2	Overshoot width adjustment bit 2	Maximum width for 1111
OSW1	Overshoot width adjustment bit 1	Minimum width for 0000
OSW0	Overshoot width adjustment bit 0 (LSB)	
OSH3	Overshoot height adjustment bit 3 (MSB)	Overshoot height adjustment setting
OSH2	Overshoot height adjustment bit 2	Maximum height for 1111
OSH1	Overshoot height adjustment bit 1	Minimum height for 0000
OSH0	Overshoot height adjustment bit 0 (LSB)	
USW3	Undershoot width adjustment bit 3 (MSB)	Undershoot width adjustment setting
USW2	Undershoot width adjustment bit 2	Maximum width for 1111
USW1	Undershoot width adjustment bit 1	Minimum width for 0000
USW0	Undershoot width adjustment bit 0 (LSB)	
USH3	Undershoot height adjustment bit 3 (MSB)	Undershoot height adjustment setting
USH2	Undershoot height adjustment bit 2	Maximum height for 1111
USH1	Undershoot height adjustment bit 1	Minimum height for 0000
USH0	Undershoot height adjustment bit 0 (LSB)	
POL	Output polarity switch bit 4	Output polarity switch bit 1: pin 18 = MOD+ and pin 19 = MOD- 0: pin 18 = MOD- and pin 19 = MOD+
OCSRC	Offset cancellation source bit 3	Offset cancellation source bit 1: loop connected to the output of the output driver. This requires AC coupling of the output. 0: loop connected to the input of the output driver of the main signal path.
OCDIS	Offset cancellation disable bit 2	Offset cancellation disable bit 1 = DC offset cancellation is disabled and cross point adjust is enabled 0 = DC offset cancellation is enabled and cross point adjust is disabled
TSDIS	Temperature sensor disable bit 1	TS disable bit 1 = temperature sensor disabled 0 = temperature sensor enabled
SPDIS	Signal path disable bit 0	Signal path disable bit 1 = main signal path is disabled, wave shaping path is enabled 0 = main signal path is enabled, wave shaping path is enabled
TSHSGN	Temperature sensor shift sign bit 4	Temperature sensor shift adjustment setting
TSSH3	Temperature sensor shift bit 3	TSHSGN = 1 for a positive shift
TSSH2	Temperature sensor shift bit 2	TSHSGN = 0 for a negative shift
TSSH1	Temperature sensor shift bit 1	Maximum shift for 1111
TSSH0	Temperature sensor shift bit 0	Minimum shift for 0000
TSLSGN	Temperature sensor slope sign bit 4	Temperature sensor slope adjustment setting
TSSL3	Temperature sensor shift bit 3	TSLSGN = 1 for a positive shift

Copyright © 2007, Texas Instruments Incorporated



Table 16. Register Functionality (continued)

SYMBOL	REGISTER	FUNCTION			
TSSL2	Temperature sensor shift bit 2	TSLSGN = 0 for a negative shift			
TSSL1	Temperature sensor shift bit 1	Maximum shift for 1111			
TSSL0	Temperature sensor shift bit 0	Minimum shift for 0000			
CPRNG1 CPRNG0	Cross point range bit 1 Cross point range bit 0	Cross point adjustment range bits: Minimum adjustment range for 00 Maximum adjustment range for 11			
MODRNG1 MODRNG0	Modulation current reduction bit 1 Modulation current reduction bit 0	Modulation current range reduction bits:00 = no reduction in modulation current and step size01 = current range and step size reduced by a factor of 0.83310 = current range and step size reduced by a factor of 0.6611 = current range and step size reduced by a factor of 0.5			

LASER SAFETY FEATURES AND FAULT RECOVERY PROCEDURE

The ONET8501V provides built in laser safety features. The following fault conditions are detected:

- 1. Voltage at MONB exceeds the voltage at RZTC (1.16V),
- 2. Photodiode current exceeds 150% of its set value,
- 3. Bias control DAC drops in value by more than 50% in one step

If one or more fault conditions occur and the fault enable bit FLTEN is set to 1, the ONET8501V responds by:

- 1. Setting the VCSEL bias current to zero.
- 2. Setting the modulation current to zero.
- 3. Setting the peaking current to zero
- 4. Asserting and latching the FLT pin.


Fault recovery is performed by the following procedure:

- 1. The disable pin DIS and/or the internal enable control bit ENA are toggled for at least the fault latch reset time t_{RESET} .
- 2. The FLT pin de-asserts while the disable pin DIS is asserted or the enable bit ENA is de-asserted.
- 3. If the fault condition is no longer present, the part will return to normal operation with its prior output settings after the disable negate time t_{ON}.
- 4. If the fault condition is still present, FLT re-asserts once DIS is set to a low level and the part will not return to normal operation.






TYPICAL OPERATION CHARACTERISTICS



ONET8501V




TYPICAL OPERATION CHARACTERISTICS (continued)





TYPICAL OPERATION CHARACTERISTICS (continued)



ONET8501V



TYPICAL OPERATION CHARACTERISTICS (continued)

Typical operating condition is at $V_{CC} = 3.3V$, $T_A = 25^{\circ}C$, $I_{BIASC} = 6$ mA, $I_{MODC} = 12$ mA, $V_{IN} = 600$ mVpp and no waveform shaping (unless otherwise noted).





Figure 19.

Figure 18.





TYPICAL OPERATION CHARACTERISTICS (continued)





APPLICATION INFORMATION

Figure 21 shows a typical application circuit using the ONET8501V with a VCSEL diode, anode connected to VCC, and driven differentially. The VCSEL driver is controlled via the 2-wire interface SDA/SCK by a microcontroller. In a typical application, the FLT, MONP, MONP and TS outputs are also connected to the microcontroller for transceiver management purposes.

The component values in Figure 21 are typical examples and may be varied according to the intended application. Single-ended VCSEL drive can be done by terminating the unused driver output in a resistance that matches the VCSEL series resistance, however, the available VCSEL modulation current will be halved.




Figure 21. Typical Application Circuit With a Differential Driven VCSEL

In the recommended application circuit, the purpose of the optional series resistors is to improve the signal integrity between the VCSEL driver and the VCSEL. Since the VCSEL impedance varies depending on its type, the series resistor may provide better matching impedance for the modulation current outputs.

LAYOUT GUIDELINES

For optimum performance, use 50Ω transmission lines (100Ω differential) for connecting the signal source to the DIN+ and DIN– pins and for connecting the modulation current outputs, MOD+ and MOD–, to the VCSEL. The length of the transmission lines should be kept as short as possible to reduce loss and pattern-dependent jitter. It is recommended to assemble the series matching resistors as close as possible to the TOSA.



Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

C	Changes from Original (June 2007) to Revision A P					
•	Changed the I _{VCC} MAX supply current (first row) from 85 to 70 mA.	5				
•	Changed the I _{VCC} MAX supply current (second row) from 70 to 75 mA	5				
•	Changed first sentence in the Data Transfer section from "The number of data bytes transferred between a START and a STOP condition is not limited and is determined by the master device."	9				

Changes from Revision A (July 2007) to Revision B						
•	Changed T _{STG} Max from 85°C	4				



PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
ONET8501VRGPR	ACTIVE	QFN	RGP	20	3000	RoHS & Green	(6) NIPDAU	Level-3-260C-168 HR	-40 to 85	ONET 8501V	Samples
ONET8501VRGPT	ACTIVE	QFN	RGP	20	250	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	ONET 8501V	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

PACKAGE OPTION ADDENDUM



www.ti.com

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ONET8501VRGPR	QFN	RGP	20	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
ONET8501VRGPT	QFN	RGP	20	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2



www.ti.com

PACKAGE MATERIALS INFORMATION

20-Apr-2023



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ONET8501VRGPR	QFN	RGP	20	3000	552.0	346.0	36.0
ONET8501VRGPT	QFN	RGP	20	250	552.0	185.0	36.0

TEXAS INSTRUMENTS

www.ti.com

20-Apr-2023

TUBE



- B - Alignment groove width

*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
ONET8501VRGPR	RGP	VQFN	20	3000	381	5.79	2286	0
ONET8501VRGPT	RGP	VQFN	20	250	381	5.79	2286	0


RGP 20

4 x 4, 0.5 mm pitch

GENERIC PACKAGE VIEW

VQFN - 1 mm max height

VERY THIN QUAD FLATPACK



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.




RGP0020D

PACKAGE OUTLINE

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK- NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.




RGP0020D

EXAMPLE BOARD LAYOUT

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK- NO LEAD



NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.




RGP0020D

EXAMPLE STENCIL DESIGN

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK- NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated