

DESCRIPTION

The MP5086 is a load switch, designed to provide 7A load protection covering 2.3V to 5.5V voltage range. With low $R_{DS(on)}$ in tiny package, the MP5086 provides very high efficiency and space-saving solution for smart phone, tablet and other portable applications.

The MP5086 is equipped with the very accurate current monitoring function. The gain of the current monitor can be scaled for different applications. MP5086 has a NTC (Negative Temperature Coefficient Thermistor) interface. It can be used to set over temperature threshold. The MP5086 also provides other features, like fast short-circuit response time, and thermal shutdown features.

This device comes in a tiny 2mmx2mm QFN12 package.

FEATURES


- Output Current Monitoring Accurate High to 3%
- V_{IN} Range: 2.3V to 5.5V
- Integrated 11m Ω Low $R_{DS(on)}$ FETs
- Typical 7A Load Current
- <1 μ A Supply Current at Bypass Mode
- Integrated NTC Interface
- Open-Drain OTP Indicator
- <200ns Short-Circuit Response Protection
- Thermal Protection
- Transportation Mode Available
- Small 2mmx2mm QFN Package

APPLICATIONS


- Storage Drives
- Portable/Handheld Devices
- Wireless/Networking Cards
- Low Voltage I/O System Power

All MPS parts are lead-free and adhere to the RoHS directive. For MPS green status, please visit MPS website under Quality Assurance. "MPS" and "The Future of Analog IC Technology" are Registered Trademarks of Monolithic Power Systems, Inc.

TYPICAL APPLICATION



$R_{DS(on)}$ vs. Temperature



ORDERING INFORMATION

| Part Number* | Package | Top Marking |
|--------------|------------------|-------------|
| MP5086GG | QFN-12 (2mmx2mm) | See Below |

*For Tape & Reel, add suffix-Z (e.g. MP5086GG-Z);

TOP MARKING

CXY


LLL

CX: product code of MP5086GG;

Y: year code;

LLL: lot number;

PACKAGE REFERENCE



ABSOLUTE MAXIMUM RATINGS ⁽¹⁾

| | |
|---|------------------------|
| Supply Voltage V_{IN} | -0.3V to 6.5V |
| V_{OUT} | -0.3V to 6.5V |
| OTP | -0.3V to 6.5V |
| EN , IMON, NTC | -0.3V to $V_{IN}+0.3V$ |
| All Other Pins..... | -0.3V to 6.5V |
| Junction Temperature..... | 150°C |
| Lead Temperature | 260°C |
| Continuous Power Dissipation ($T_A = +25^\circ C$) ⁽²⁾ | 1.6W |
| Storage Temperature..... | -65°C to +150°C |

Recommended Operating Conditions ⁽³⁾

| | |
|--|-----------------|
| Supply Voltage V_{IN} | 2.3V to 5.5V |
| Operating Junction Temp. (T_J) | -40°C to +125°C |

| | | |
|--|---------------------------------|---------------------------------|
| Thermal Resistance ⁽⁴⁾ | θ_{JA} | θ_{JC} |
| QFN-12 (2mmx2mm)..... | 80 | 16 °C/W |

Notes:

- 1) Exceeding these ratings may damage the device.
- 2) The maximum allowable power dissipation is a function of the maximum junction temperature T_J (MAX), the junction-to-ambient thermal resistance θ_{JA} , and the ambient temperature T_A . The maximum allowable continuous power dissipation at any ambient temperature is calculated by P_D (MAX) = $(T_J$ (MAX)- T_A)/ θ_{JA} . Exceeding the maximum allowable power dissipation will cause excessive die temperature, and the regulator will go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage.
- 3) The device is not guaranteed to function outside of its operating conditions.
- 4) Measured on JESD51-7, 4-layer PCB.

ELECTRICAL CHARACTERISTICS

$V_{IN} = 3.6V$, EN enable, $T_A = 25^\circ C$, unless otherwise noted.

| Parameters | Symbol | Condition | Min | Typ | Max | Units |
|--|-----------------|---|-------|-------|-------|-------------|
| Input and Supply Voltage Range | | | | | | |
| Input Voltage | V_{IN} | | 2.3 | | 5.5 | V |
| Supply Current | | | | | | |
| Normal Current | I_{ON} | $V_{IN}=5V$, Enable, NTC high, No load | | 240 | 310 | μA |
| Bypass Current | I_{BP} | $V_{IN}=5V$, EN=0, NTC high, No load, BP float | | 0.1 | 1 | μA |
| Transportation Current | I_{TRAN} | Transportation Mode | | 0.1 | 1 | μA |
| Power FET | | | | | | |
| Main NFET ON Resistance | R_{DSON} | $V_{IN}=5.0V$ | | 8 | | m Ω |
| | | $V_{IN}=3.3V$ | | 11 | | |
| | | $V_{IN}=2.4V$ | | 17 | | |
| Bypass PFET ON Resistance | R_{BP} | $I_{OUT}=10mA$ | | 65 | | Ω |
| Thermal Shutdown⁽⁵⁾ | | | | | | |
| Shutdown Temperature | T_{STD} | | | 155 | | $^\circ C$ |
| Under Voltage Protection | | | | | | |
| V_{IN} Under Voltage Lockout Threshold | V_{IN_UVLO} | UVLO Rising Threshold | | 2.0 | 2.2 | V |
| UVLO Hysteresis | V_{UVLO_HYS} | | | 200 | | mV |
| Enable | | | | | | |
| EN High Level | V_{ENH} | | 1.2 | | | V |
| EN Low Level | V_{ENL} | | | | 0.4 | V |
| EN High to Low Response Time | | From EN off to Main FET off | | 5 | | μs |
| Soft Start | | | | | | |
| Soft -Start | | $C_{OUT}=44\mu F$, $C_{IN}=44\mu F$, 10% V_{OUT} to 90% V_{OUT} | | 200 | | μs |
| IMON | | | | | | |
| Current Limit | I_{OUT} | $R_{IMON}=50k\Omega$, ramp lout record peak current limit | 1.54 | 1.64 | 1.74 | A |
| Current Monitor Accuracy | | $I_{OUT}=3.75A$ | 44.35 | 45.73 | 47.11 | μA |
| | | $I_{OUT}=3A$ | 35.49 | 36.59 | 37.69 | |
| | | $I_{OUT}=1.5A^{(6)}$ | 17.39 | 18.3 | 19.22 | |
| NTC Block | | | | | | |
| NTC Comparator Falling Threshold | V_{NTC_F} | | 17.5 | 20 | 22.5 | % V_{OUT} |
| OTP Delay | T_{NTC_D} | With 4.7nF cap between OTP and GND, from 50% NTC to 50% OTP | | 200 | | μs |
| OTP Refresh Voltage | | | 0.6 | 0.84 | | V |
| OTP High Level | V_{OTP_H} | $V_{IN}=3.3V$, pull up to V_{IN} through external 50k, Over Temperature happen | 3.1 | | | V |
| OTP Low Level | V_{OTP_L} | Sink 1mA | | | 0.2 | V |
| OTP Self-biased Voltage ⁽⁵⁾ | | V_{IN} float, EN=0, external pull up to 5V through 50k resistor | | 0.8 | | V |

Notes:

5) Guarantee by Characterization. Not production test.


6) If sense current is smaller than 1.5A, the IMON accuracy will be affected by some internal offset.

PIN FUNCTIONS

| Pin # | Name | Description |
|-------------|------|---|
| 1 | EN | Enable Input. EN high logic cause IC works in normal mode. EN low logic cause IC works in bypass mode. |
| 2 | GND | Ground. |
| 3 | NTC | Thermistor Input. Connect a resistor from this pin to V_{OUT} and a thermistor from this pin to ground. |
| 4 | IMON | Output Current Monitor. Provides a voltage proportional to the current flowing through the power device. Place a resistor to ground to set the gain. |
| 5 | BP | Bypass FET Output. When EN is low, the main FET is off and bypass FET is on. |
| 6, 11 | VIN | Input Power Supply Voltage to the Control Circuitry. |
| 7, 8, 9, 10 | VOUT | Output to the Load. |
| 12 | OTP | Over Temperature Indicator. When NTC comparator senses the over temperature condition happened or thermal shutdown is triggered, the OTP voltage will be pulled high. |

TYPICAL PERFORMANCE CHARACTERISTICS


$V_{IN} = 3.7V$, OTP Connect to 5V with 100k resistor, $T_A = 25^\circ C$, unless otherwise noted.




TYPICAL PERFORMANCE CHARACTERISTICS (continued)

$V_{IN} = 3.7V$, OTP Connect to 5V with 100k resistor, $T_A = 25^\circ C$, unless otherwise noted.


Current Limit vs. R_{LIMIT}




Case Temperature Rise vs. Output Current



I_{MON} Accuracy vs. I_{OUT}



Sense Ratio vs. Temperature




TYPICAL PERFORMANCE CHARACTERISTICS (continued)

$V_{IN} = 3.7V$, OTP Connect to 5V with 100k resistor, $T_A = 25^\circ C$, BP pin floated, NTC Connect to Vout, unless otherwise noted.


Steady State

$I_{OUT} = 5A$




Steady State

$I_{OUT} = 0A$




V_{IN} Startup

$I_{OUT} = 5A$




V_{IN} Shutdown

$I_{OUT} = 5A$




Steady State

$I_{OUT} = 0A$




V_{IN} Startup

$I_{OUT} = 0A$




V_{IN} Shutdown

$I_{OUT} = 0A$




EN Startup

$I_{OUT} = 0A$



EN Shutdown

$I_{OUT} = 0A$




TYPICAL PERFORMANCE CHARACTERISTICS (continued)

$V_{IN} = 3.7V$, OTP Connect to 5V with 100k resistor, $T_A = 25^\circ C$, BP pin floated, NTC Connect to V_{OUT} , unless otherwise noted.


V_{IN} Startup

$I_{OUT} = 5A$




V_{IN} Shutdown

$I_{OUT} = 5A$




EN Startup

$EN = V_{IN}$, $I_{OUT} = 5A$,
BP connect to V_{OUT}




EN Shutdown


$EN = V_{IN}$, $I_{OUT} = 5A$,
BP connect to V_{OUT}



Short Entry



NTC Falling






Figure 1: Functional Block Diagram

OPERATION

The MP5086 is designed to limit the in-rush current to the load, thereby limiting the backplane's voltage drop and the slew rate of the voltage to the load. It provides an integrated solution to monitor the output current to eliminate the need for an external current power MOSFET, and current switch device. It also integrated fast short circuit protection, thermal shutdown feature and NTC logic to set over temperature threshold.

Operation Mode

There are four operation modes in MP5086: normal mode, bypass mode, NTC protection mode and transportation mode.

When EN is high and IC not trigger any protection, IC works in normal mode. Under this status, the main MOS, bypass MOS are always on. Normal mode is main operation mode. The quiescent current is about 240 μ A.

The bypass mode is that EN goes low and IC not triggers any protection, it will turn off the main MOS and disable most blocks to saving energy. The bypass MOS is still on and it can take <10mA load. The quiescent current of this mode is <1 μ A. And if connect the BP to V_{OUT} , there will be a few μ A leakage current caused by the internal 800k Ω output sense resistor. It is recommended adding 100 Ω to 1k Ω resistor between BP and V_{OUT} pin to limit the current externally.

The NTC protection mode means that the IC detect the NTC signal goes low or trigger over temperature protection, typically 155 $^{\circ}$ C. It shutdown the main MOS and the bypass MOS forcedly, disable OTP pull-down MOSFET and latch this state. Only V_{IN} or EN restart can refresh OTP pin flag and quit this mode.

The transportation Mode means the part shutdown all blocks and reduces the quiescent current to lower than 1 μ A. When the part is in NTC protection mode, make sure EN is lower than 0.4V and OTP pin is lower than its refresh voltage, typically 0.84V, the part will enter transportation mode. Transportation mode will block any leakage from V_{IN} to V_{OUT} to lengthen the battery life.

Basic Logic

For MP5086, you can find the basic logic in below figures. OTP is connect to external 5V with a 100k resistor, please refer figure 5.




Figure 2: Normal Mode with external 5V \rightarrow NTC protection Mode $\rightarrow V_{IN}$ Restart




Figure 3: Normal Mode without external 5V \rightarrow NTC protection Mode \rightarrow EN Restart




Figure 4: Normal Mode \rightarrow NTC protection Mode \rightarrow Transportation Mode

Enable

The enable input will decide the MP5086 operation mode. When input voltage is greater than the under-voltage lockout threshold (UVLO), typically 2.0V and pull EN pin to higher than 1.2V, MP5086 works in normal mode. Under this condition, the ultra-low $R_{DS(on)}$ main power FET is on. The all features include current monitor and NTC protection are active. Pulling EN down to ground will make MP5086 work in bypass mode.

NTC Protection

MP5086 integrated a NTC comparator to monitor the system temperature. When NTC pin voltage is lower than 20% of V_{OUT} voltage, the open-drain OTP indicator will be pulled high. At the same time, the OTP pin flag also turn off main power FET and bypass FET. After that, MP5086 will enter NTC protection mode and the OTP pin state is latched.

Current Limit

The MP5086 provides a constant current limit that can be programmed by an external resistor. Once the device reaches its current limit threshold, the internal circuit regulates the gate voltage to hold the current in the power FET constant. The typical response time is about 20 μ s and the output current may have a small overshoot during this time period.

The pre-set current limit value can be calculated by below equation:

$$I_{Limit} = (1 \div R_{limit}) \times S \quad (1)$$

S is the current sense ratio of MP5086, and this value is typically 82000 in $V_{IN}=3.6V$. The other values of S please refer the curves in typical performance characteristics.

If the current limit block starts to regulate the output current, the power loss on power MOSFET will cause the IC temperature rise. If the junction temperature raises to high enough, it will trigger thermal shutdown, and part will latched. The over temperature threshold is 155°C. The internal thermal protection equals to NTC protection.

Short-Circuit Protection

If the load current increases rapidly due to a short circuit, the current may exceed the current limit threshold by a lot before the control loop can respond. If the current reaches an internal secondary current limit level (typical 13A), a fast turn-off circuit activates to turn off the power FET. This limits the peak current through the switch to limit the input voltage drop. The total short circuit response time is about 200ns. If fast off works, it will keep off the power FET for typical 80 μ s. After that time period, it will re-turn on power FET. If the part is still in short-circuit condition. MP5086 will reduce the current limit to 2/3 of pre-set value, and hold it until the part is hot enough and thermal shutdown. When the thermal shutdown is triggered, the part will enter NTC protection mode.

APPLICATION INFORMATION

IMON Resistor Selection

The current limit value can be set by IMON resistor. The current limit can be gotten by equation (1).

The current limit threshold is suggested to 10% ~ 15% higher than maximum load current. For example, if the system's full load is 7A, set the current limit to 7.7A.

Design Example

Some design example and are provided below. See Table 1 and Figure 5.

Table 1

| V _{IN} (V) | Max Load Range (A) | R _{limit} (kΩ) |
|---------------------|--------------------|-------------------------|
| 5 | 3 | 26.1 |
| 5 | 5 | 15.8 |
| 5 | 7.5 | 10.5 |




Figure 5: Typical Application Schematic

Layout Guide

PCB layout is very important to achieve stable operation. Please follow these guidelines and take below figure for reference. Place R_{IMON} close to IMON pin, input cap close to V_{IN} pin. Put enough vias around IC to achieve better thermal performance.






Figure 6: Recommended Layout

PACKAGE INFORMATION


QFN-12 (2mmx2mm)




TOP VIEW



BOTTOM VIEW



SIDE VIEW



RECOMMENDED LAND PATTERN

NOTE:

- 1) ALL DIMENSIONS ARE IN MILLIMETERS
- 2) EXPOSED PADDLE SIZE DOES NOT INCLUDE MOLD FLASH
- 3) LEAD COPLANARITY SHALL BE 0.10 MILLIMETERS MAX.
- 4) JEDEC REFERENCE IS MQ220.
- 5) DRAWING IS NOT TO SCALE

NOTICE: The information in this document is subject to change without notice. Users should warrant and guarantee that third party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.