

### ISL84714

Ultra Low ON-Resistance, Low Voltage, Single Supply, SPDT Analog Switch

FN6086 Rev 3.00 January 19, 2009

The Intersil ISL84714 device is a low ON-resistance, low voltage, bidirectional, single pole/double throw (SPDT) analog switch designed to operate from a single +1.65V to +3.6V supply. Targeted applications include battery powered equipment that benefit from low ON-resistance and fast switching speeds ( $t_{ON}$  = 7.5ns,  $t_{OFF}$  = 2.9ns). The digital logic input is 1.8V CMOS compatible when using a single +3V supply.

Cell phones, for example, often face ASIC functionality limitations. The number of analog input or GPIO pins may be limited and digital geometries are not well suited to analog switch performance. This part may be used to "mux-in" additional functionality while reducing ASIC design risk. The ISL84714 is offered in the 6 Ld SC70 package, alleviating board space limitations.

The ISL84714 is a committed SPDT that consists of one normally open (NO) and one normally closed (NC) switch. This configuration can also be used as a 2-to-1 multiplexer.

**TABLE 1. FEATURES AT A GLANCE** 

ISL84714						
Number of Switches 1						
sw	SPDT or 2-1 MUX					
1.8V r <sub>ON</sub>	0.75Ω					
1.8V t <sub>ON</sub> /t <sub>OFF</sub>	15.6ns/4.5ns					
3V r <sub>ON</sub>	0.38Ω					
3V t <sub>ON</sub> /t <sub>OFF</sub>	7.5ns/2.9ns					
Package	6 Ld SC70					

#### Features

- · Pb-Free Available (RoHS Compliant)
- · Drop In Replacement for the MAX4714
- ON-resistance (r<sub>ON</sub>)

-	V <sub>CC</sub> = +2.7V	$0.44\Omega$
-	V <sub>CC</sub> = +1.8V	$0.75\Omega$

- $r_{\mbox{ON}}$  Matching Between Channels . . . . . . . . . 0.005 $\Omega$
- $r_{ON}$  Flatness (+2.7V Supply) . . . . . . . . . 0.06 $\Omega$
- Single Supply Operation. . . . . . . . . . . +1.65V to +3.6V
- Fast Switching Action (+2.7V Supply)
- · Guaranteed Break-Before-Make
- ESD HBM rating ......>6kV
- 1.8V, CMOS Logic Compatible (+3V supply)
- · Available in 6 LD SC70 package

### **Applications**


- · Battery Powered, Handheld, and Portable Equipment
  - Cellular/Mobile Phones
  - Pagers
  - Laptops, Notebooks, Palmtops
- · Portable Test and Measurement
- · Medical Equipment
- · Audio and Video Switching

#### Related Literature

 Technical Brief TB363 "Guidelines for Handling and Processing Moisture Sensitive Surface Mount Devices (SMDs)"

### Pinout (Note)

ISL84714 (SC70) TOP VIEW



Note: Switches Shown for Logic "0" Input.

#### Truth Table

LOGIC	PIN NC	PIN NUMBER		
0	On	Off		
1	Off	On		

Note: Logic "0" ≤0.5V. Logic "1" ≥1.4V with a 3V supply.

## Pin Descriptions

PIN	FUNCTION				
V+	System Power Supply Input (+1.65V to +3.6V)				
GND	Ground Connection				
IN	Digital Control Input				
COM	Analog Switch Common Pin				
NO	Analog Switch Normally Open Pin				
NC	Analog Switch Normally Closed Pin				

## **Ordering Information**

PART NUMBER (Note)	PART MARKING	TEMP. RANGE (°C)	PACKAGE	PKG. DWG. NO.
ISL84714IH-T*	CAA	-40 to +85	6 Ld SC70 Tape and Reel	P6.049
ISL84714IHZ-T*	CDA	-40 to +85	6 Ld SC70 Tape and Reel (Pb-free)	P6.049

\*Please refer to TB347 for details on reel specifications NOTE: These Intersil Pb-Free plastic packaged products employ special Pb-Free material sets, molding compounds/die attach materials, and 100% matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-Free soldering operations). Intersil Pb-Free products are MSL classified at Pb-Free peak reflow temperatures that meet or exceed the Pb-Free requirements of IPC/JEDEC J STD-020..

#### **Absolute Maximum Ratings** Thermal Information Thermal Resistance (Typical, Note 2) V+ to GND . . . . . . . . . . . . . . . . . -0.3V to 4.8V $\theta_{JA}$ (°C/W) Input Voltages NO, NC, IN (Note 1) ......-0.3 to ((V+) + 0.3V) Maximum Junction Temperature (Plastic Package). . . . . . +150°C **Output Voltages** Maximum Storage Temperature Range . . . . . . -65°C to +150°C COM (Note 1) . . . . . . . . . . -0.3 to ((V+) + 0.3V) Pb-Free Reflow Profile. . . . . . . . . . . . . . . . see link below Continuous Current NO, NC, or COM . . . . . . . . . . . ±150mA http://www.intersil.com/pbfree/Pb-FreeReflow.asp Peak Current NO, NC, or COM (Pulsed 1ms, 10% Duty Cycle, Max) . . . . . . . . . ±300mA **Operating Conditions** ESD Rating: Temperature Range ISL84714IH . . . . . . . . . . . . . . . . -40°C to +85°C

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

#### NOTES:

- 1. Signals on NC, NO, IN, or COM exceeding V+ or GND are clamped by internal diodes. Limit forward diode current to maximum current ratings.
- 2. θ<sub>JA</sub> is measured with the component mounted on a high effective thermal conductivity test board in free air. See Tech Brief TB379 for details.

### **Electrical Specifications - 3V Supply**

Test Conditions: V+ = +2.7V to +3.6V, GND = 0V,  $V_{INH}$  = 1.4V,  $V_{INL}$  = 0.5V (Note 3), Unless Otherwise Specified.

PARAMETER	TEST CONDITIONS	TEMP (°C)	MIN (Note 7)	TYP	MAX (Note 7)	UNITS
ANALOG SWITCH CHARACTERIS	TICS				I.	
Analog Signal Range, V <sub>ANALOG</sub>		Full	0	-	V+	V
ON Resistance, r <sub>ON</sub>	V+ = 2.7V, I <sub>COM</sub> = 100mA, V <sub>NO</sub> or V <sub>NC</sub> = 1.5V	25	-	0.44	0.6	Ω
	(See Figure 5)	Full	-	-	0.7	Ω
r <sub>ON</sub> Matching Between Channels,	V+ = 2.7V, I <sub>COM</sub> = 100mA, V <sub>NO</sub> or V <sub>NC</sub> = 1.5V	25	-	0.005	0.03	Ω
$\Delta R_{ON}$		Full	-	-	0.04	Ω
r <sub>ON</sub> Flatness, R <sub>FLAT(ON)</sub>	$V+ = 2.7V$ , $I_{COM} = 100$ mA, $V_{NO}$ or $V_{NC} = 0.6V$ , 1.5V,	25	-	0.06	0.1	Ω
	2.1V (Note 5)	Full	-	-	0.12	Ω
NO or NC OFF Leakage Current,	$V+ = 3.3V$ , $V_{COM} = 0.3V$ , $3V$ , $V_{NO}$ or $V_{NC} = 3V$ , $0.3V$	25	-2	-	2	nA
I <sub>NO(OFF)</sub> or I <sub>NC(OFF)</sub>		Full	-10	-	10	nA
COM ON Leakage Current,	$V_{+} = 3.3V$ , $V_{COM} = 0.3V$ , $3V$ , or $V_{NO}$ or $V_{NC} = 0.3V$ , $3V$ ,	25	-2	-	2	nA
ICOM(ON)	or Floating	Full	-20	-	20	nA
DYNAMIC CHARACTERISTICS					1	
Turn-ON Time, t <sub>ON</sub>	V+ = 2.7V, $V_{NO}$ or $V_{NC}$ = 1.5V, $R_L$ = 50 $\Omega$ , $C_L$ = 35pF (See Figure 1, Note 6)	25	-	7.5	11	ns
		Full	-	-	13	ns
Turn-OFF Time, t <sub>OFF</sub>	$V+ = 2.7V$ , $V_{NO}$ or $V_{NC} = 1.5V$ , $R_L = 50\Omega$ , $C_L = 35pF$	25	-	2.9	7	ns
	(See Figure 1, Note 6)		-	-	9	ns
Break-Before-Make Time Delay, $t_{\mbox{\scriptsize D}}$	V+ = 3.0V, $V_{NO}$ or $V_{NC}$ = 1.5V, $R_L$ = 50 $\Omega$ , $C_L$ = 35pF (See Figure 3, Note 6)	Full	1	4	-	ns
Charge Injection, Q	$V_G = V+/2$ , $R_G = 0\Omega$ , $C_L = 1.0$ nF (See Figure 2)	25	-	20	-	pC
OFF Isolation	$R_L$ = 50 $\Omega$ , $C_L$ = 5pF, f = 1MHz, $V_{COM}$ = 1 $V_{RMS}$ (See Figure 4)	25	-	-50	-	dB
Crosstalk (Channel-to-Channel)	$R_L = 50\Omega$ , $C_L = 5pF$ , $f = 1MHz$ , $V_{COM} = 1V_{RMS}$ (See Figure 6)	25	-	-50	-	dB
Total Harmonic Distortion	$f = 20Hz \text{ to } 20kHz, V_{COM} = 2V_{P-P}, R_L = 32\Omega$	25	-	0.006	-	%
NO or NC OFF Capacitance, COFF	f = 1MHz, V <sub>NO</sub> or V <sub>NC</sub> = V <sub>COM</sub> = 0V (See Figure 7)	25	-	40	-	pF
COM ON Capacitance, C <sub>COM(ON)</sub>	f = 1MHz, V <sub>NO</sub> or V <sub>NC</sub> = V <sub>COM</sub> = 0V (See Figure 7)	25	-	100	-	pF
POWER SUPPLY CHARACTERIST	rics				1	
Power Supply Range		Full	1.65	-	3.6	V

### **Electrical Specifications - 3V Supply**

Test Conditions: V + = +2.7V to +3.6V, GND = 0V,  $V_{INH} = 1.4V$ ,  $V_{INL} = 0.5V$  (Note 3), Unless Otherwise Specified. (**Continued**)

PARAMETER	TEST CONDITIONS	TEMP (°C)	MIN (Note 7)	TYP	MAX (Note 7)	UNITS
Positive Supply Current, I+	V+ = 3.6V, V <sub>IN</sub> = 0V or V+	25	-	0.018	0.05	μA
		Full	-	-	0.35	μA
DIGITAL INPUT CHARACTERISTIC	DIGITAL INPUT CHARACTERISTICS					
Input Voltage Low, V <sub>INL</sub>		Full	-	-	0.5	V
Input Voltage High, V <sub>INH</sub>		Full	1.4	-	-	V
Input Current, I <sub>INH</sub> , I <sub>INL</sub>	V+ = 3.6V, V <sub>IN</sub> = 0V or V+ (Note 6)	Full	-1	-	1	μΑ

#### NOTES:


- 3.  $V_{IN}$  = input voltage to perform proper function.
- 4. The algebraic convention, whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
- 5. Flatness is defined as the difference between maximum and minimum value of ON-resistance over the specified analog signal range.
- 6. Limits should be considered typical and are not production tested.
- 7. Parameters with MIN and/or MAX limits are 100% tested at +25°C, unless otherwise specified. Temperature limits established by characterization and are not production tested.

### **Electrical Specifications - 1.8V Supply**


Test Conditions: V+ = +1.8V, GND = 0V,  $V_{INH} = 1V$ ,  $V_{INL} = 0.4V$  (Notes 3), Unless Otherwise Specified.

PARAMETER	TEST CONDITIONS	TEMP (°C)	MIN (Note 7)	TYP	MAX (Note 7)	UNITS
ANALOG SWITCH CHARACTERIS	STICS					
Analog Signal Range, V <sub>ANALOG</sub>		Full	0	-	V+	V
ON Resistance, r <sub>ON</sub>	V+ = 1.8V, I <sub>COM</sub> = 10mA, V <sub>NO</sub> or V <sub>NC</sub> = 0.9V	25	-	0.75	0.9	Ω
	(See Figure 5)	Full	-	-	1	Ω
NO or NC OFF Leakage Current,	$V+ = 1.8V$ , $V_{COM} = 0.3V$ , 1.5V, $V_{NO}$ or $V_{NC} = 1.5V$ , 0.3V	25	-2	-	2	nA
INO(OFF) or INC(OFF)		Full	-10	-	10	nA
COM ON Leakage Current,	$V + = 1.8V$ , $V_{COM} = 0.3V$ , 1.5V, or $V_{NO}$ or $V_{NC} = 0.3V$ ,	25	-2	-	2	nA
ICOM(ON)	1.5V, or Floating	Full	-20	-	20	nA
DYNAMIC CHARACTERISTICS				1	•	
Turn-ON Time, t <sub>ON</sub>	V+ = 1.8V, $V_{NO}$ or $V_{NC}$ = 1.5V, $R_L$ = 50 $\Omega$ , $C_L$ = 35pF (See Figure 1, Note 6)	25	-	15.6	19	ns
		Full	-	-	21	ns
Turn-OFF Time, t <sub>OFF</sub>	$V+ = 1.8V$ , $V_{NO}$ or $V_{NC} = 1.5V$ , $R_{L} = 50\Omega$ , $C_{L} = 35pF$	25	-	4.5	9	ns
	(See Figure 1, Note 6)		-	-	11	ns
Break-Before-Make Time Delay, t <sub>D</sub>	$V_{NO} = 1.8V, V_{NO} \text{ or } V_{NC} = 1.5V, R_{L} = 50\Omega, C_{L} = 35pF$ (See Figure 3, Note 6)		2	5	-	ns
Charge Injection, Q	$V_G = V+/2$ , $R_G = 0\Omega$ , $C_L = 1.0$ nF (See Figure 2)	25	-	15	-	рС
POWER SUPPLY CHARACTERIS	rics					-1
Positive Supply Current, I+	V <sub>IN</sub> = 0V or V+	25	-	0.018	0.05	μΑ
			-	-	0.35	μΑ
DIGITAL INPUT CHARACTERISTI	cs					-1
Input Voltage Low, V <sub>INL</sub>		Full	-	-	0.4	V
Input Voltage High, V <sub>INH</sub>		Full	1	-	-	V
Input Current, I <sub>INH</sub> , I <sub>INL</sub>	V <sub>IN</sub> = 0V or V+	Full	-1	-	1	μΑ

### **Test Circuits and Waveforms**



NOTE: LOGIC INPUT WAVEFORM IS INVERTED FOR SWITCHES THAT HAVE THE OPPOSITE LOGIC SENSE.



NOTE: REPEAT TEST FOR ALL SWITCHES.  $\mathbf{C}_{L}$  INCLUDES FIXTURE AND STRAY CAPACITANCE.

TANCE.  $V_{OUT} = V_{(NO \text{ or NC})} \frac{R_L}{R_L + r_{(ON)}}$ 

FIGURE 1B. TEST CIRCUIT

FIGURE 1A. MEASUREMENT POINTS

FIGURE 1. SWITCHING TIMES




FIGURE 2A. MEASUREMENT POINTS

V<sub>G</sub> = NO or NC COM Vout

V<sub>G</sub> = C<sub>L</sub>

FIGURE 2B. TEST CIRCUIT

FIGURE 2. CHARGE INJECTION





FIGURE 3A. MEASUREMENT POINTS

FIGURE 3. BREAK-BEFORE-MAKE TIME



NOTE:  $C_L$  INCLUDES FIXTURE AND STRAY CAPACITANCE. FIGURE 3B. TEST CIRCUIT

## Test Circuits and Waveforms (Continued)




FIGURE 4. OFF ISOLATION TEST CIRCUIT




FIGURE 5. ron TEST CIRCUIT




FIGURE 6. CROSSTALK TEST CIRCUIT




FIGURE 7. CAPACITANCE TEST CIRCUIT

### **Detailed Description**

The ISL84714 is a bi-directional, single pole/double throw (SPDT) analog switch that offers precise switching capability from a single 1.65V to 3.6V supply with low ON-resistance (0.44 $\Omega$ ) and high speed operation (toN = 7.5ns, toFF = 2.9ns). The device is especially well suited for portable battery powered equipment due to its low operating supply voltage (1.65V), low power consumption (1.05 $\mu$ W), low leakage currents (20nA max), and the tiny SC70 packaging. The ultra low ON-resistance and  $r_{ON}$  flatness provide very low insertion loss and distortion to application that require signal reproduction.

#### Supply Sequencing And Overvoltage Protection

With any CMOS device, proper power supply sequencing is required to protect the device from excessive input currents which might permanently damage the IC. All I/O pins contain ESD protection diodes from the pin to V+ and to GND (See Figure 8). To prevent forward biasing these diodes, V+ must be applied before any input signals, and the input signal voltages must remain between V+ and GND. If these conditions cannot be guaranteed, then one of the following two protection methods should be employed.

Logic inputs can easily be protected by adding a  $1k\Omega$  resistor in series with the input (see Figure 8). The resistor limits the input current below the threshold that produces permanent damage, and the sub-microamp input current produces an insignificant voltage drop during normal operation.

This method is not acceptable for the signal path inputs. Adding a series resistor to the switch input defeats the purpose of using a low  $r_{ON}$  switch, so two small signal diodes can be added in series with the supply pins to provide overvoltage protection for all pins (see Figure 8). These additional diodes limit the analog signal from 1V below V+ to 1V above GND. The low leakage current performance is unaffected by this approach, but the switch signal range is reduced and the resistance may increase, especially at low supply voltages.




FIGURE 8. OVERVOLTAGE PROTECTION

### **Power-Supply Considerations**

The ISL84714 construction is typical of most single supply CMOS analog switches, in that they have two supply pins: V+ and GND. V+ and GND drive the internal CMOS switches and set their analog voltage limits. Unlike switches with a 4V maximum supply voltage, the ISL84714 4.8V maximum supply voltage provides plenty of room for the 10% tolerance of 3.6V supplies, as well as room for overshoot and noise spikes.

The minimum recommended supply voltage is 1.65V but the part will operate with a supply below 1.5V. It is important to note that the input signal range, switching times, and ON-resistance degrade at lower supply voltages. Refer to the "Electrical Specifications" Table beginning on page 3 and "Typical Performance Curves" on page 8 for details.

V+ and GND also power the internal logic and level shifters. The level shifters convert the input logic levels to switched V+ and GND signals to drive the analog switch gate terminals.

This family of switches cannot be operated with bipolar supplies, because the input switching point becomes negative in this configuration.

#### Logic-Level Thresholds

This switch family is 1.8V CMOS compatible (0.5V and 1.4V) over a supply range of 2V to 3.6V (see Figure 15). At 3.6V the  $V_{IH}$  level is about 1.1V. This is still below the 1.8V CMOS guaranteed high output minimum level of 1.4V, but noise margin is reduced.

The digital input stages draw supply current whenever the digital input voltage is not at one of the supply rails. Driving the digital input signals from GND to V+ with a fast transition time minimizes power dissipation.

#### High-Frequency Performance

In  $50\Omega$  systems, signal response is reasonably flat even past 90MHz (see Figure 16). The frequency response is very consistent over a wide V+ range, and for varying analog signal levels.

An OFF switch acts like a capacitor and passes higher frequencies with less attenuation, resulting in signal feedthrough from a switch's input to its output. OFF Isolation is the resistance to this feedthrough, while crosstalk indicates the amount of feedthrough from one switch to another. Figure 17 details the high OFF Isolation and crosstalk rejection provided by this family. At 1MHz, Off Isolation is about 50dB in  $50\Omega$  systems, decreasing approximately 20dB per decade as frequency increases. Higher load impedances decrease OFF Isolation and crosstalk rejection due to the voltage divider action of the switch OFF impedance and the load impedance.

#### Leakage Considerations

Reverse ESD protection diodes are internally connected between each analog-signal pin and both V+ and GND. One of these diodes conducts if any analog signal exceeds V+ or GND.

Virtually all the analog leakage current comes from the ESD diodes to V+ or GND. Although the ESD diodes on a given signal pin are identical and therefore fairly well balanced, they are reverse biased differently. Each is biased by either V+ or GND and the analog signal. This means their leakages will vary as the signal varies. The difference in the two diode leakages to the V+ and GND pins constitutes the analog-signal-path leakage current. All analog leakage current flows between each pin and one of the supply terminals, not to the other switch terminal. This is why both sides of a given switch can show leakage currents of the same or opposite polarity. There is no connection between the analog signal paths and V+ or GND.



# Typical Performance Curves T<sub>A</sub> = +25°C, Unless Otherwise Specified




FIGURE 9. ON-RESISTANCE vs SUPPLY VOLTAGE vs SWITCH VOLTAGE




FIGURE 11. ON-RESISTANCE vs SWITCH VOLTAGE




FIGURE 13. TURN-ON TIME vs SUPPLY VOLTAGE




FIGURE 10. ON-RESISTANCE vs SWITCH VOLTAGE




FIGURE 12. CHARGE INJECTION vs SWITCH VOLTAGE




FIGURE 14. TURN-OFF TIME vs SUPPLY VOLTAGE

# Typical Performance Curves T<sub>A</sub> = +25°C, Unless Otherwise Specified (Continued)





FIGURE 15. DIGITAL SWITCHING POINT vs SUPPLY VOLTAGE



**FIGURE 16. FREQUENCY RESPONSE** 




FIGURE 17. CROSSTALK AND OFF ISOLATION

### Die Characteristics

SUBSTRATE POTENTIAL (POWERED UP):


**GND** 

**TRANSISTOR COUNT: 57** 

PROCESS:

Submicron CMOS

## Small Outline Transistor Plastic Packages (SC70-6)



P6.049
6 LEAD SMALL OUTLINE TRANSISTOR PLASTIC PACKAGE

	INCHES		MILLIM		
SYMBOL	MIN	MAX	MIN	MAX	NOTES
Α	0.031	0.043	0.80	1.10	-
A1	0.000	0.004	0.00	0.10	-
A2	0.031	0.039	0.00	1.00	-
b	0.006	0.012	0.15	0.30	-
b1	0.006	0.010	0.15	0.25	
С	0.003	0.009	0.08	0.22	6
c1	0.003	0.009	0.08	0.20	6
D	0.073	0.085	1.85	2.15	3
Е	0.071	0.094	1.80	2.40	-
E1	0.045	0.053	1.15	1.35	3
е	0.0256 Ref		0.65	Ref	-
e1	0.051	2 Ref	1.30	Ref	-
L	0.010	0.018	0.26	0.46	4
L1	0.017	0.017 Ref.		Ref.	
L2	0.006	BSC	0.15 BSC		
N	6	6	6		5
R	0.004	-	0.10	-	
R1	0.004	0.010	0.15	0.25	
α	0°	8 <sup>0</sup>	0°	8 <sup>0</sup>	-

Rev. 2 9/03

#### NOTES:

- 1. Dimensioning and tolerance per ASME Y14.5M-1994.
- 2. Package conforms to EIAJ SC70 and JEDEC MO203AB.
- 3. Dimensions D and E1 are exclusive of mold flash, protrusions, or gate burrs.
- 4. Footlength L measured at reference to gauge plane.
- 5. "N" is the number of terminal positions.
- 6. These Dimensions apply to the flat section of the lead between 0.08mm and 0.15mm from the lead tip.
- Controlling dimension: MILLIMETER. Converted inch dimensions are for reference only

© Copyright Intersil Americas LLC 2004-2009. All Rights Reserved.

All trademarks and registered trademarks are the property of their respective owners.

For additional products, see <a href="https://www.intersil.com/en/products.html">www.intersil.com/en/products.html</a>

Intersil products are manufactured, assembled and tested utilizing ISO9001 quality systems as noted in the quality certifications found at <a href="https://www.intersil.com/en/support/qualandreliability.html">www.intersil.com/en/support/qualandreliability.html</a>

Intersil products are sold by description only. Intersil may modify the circuit design and/or specifications of products at any time without notice, provided that such modification does not, in Intersil's sole judgment, affect the form, fit or function of the product. Accordingly, the reader is cautioned to verify that datasheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see <a href="https://www.intersil.com">www.intersil.com</a>

