



User Guide

EVB-ATEK255P4-02

Document Code : 023-136101
Revision No : 03
Revision Date : 16/04/2022

Revisions

Revision No	Revision Date	Revision Reason	Section / Page No
1.0	10.07.2021	Initial Version	
1.1	08.01.2022	Format and Content Fixed	
1.2	16.04.2022	Format and Content Fixed	

INDEX

1 GENERAL INFORMATION 3


2 DESIGN INFORMATION..... 4

2.1 SCHEMATIC..... 4

2.2 BOM 4

3 TYPICAL PERFORMANCE PLOTS..... 5

1 GENERAL INFORMATION




PIN Name	Definition	Comment
C05	RF IN	K Connector
C01, C02, C03, C04	RF OUT	K Connector
J1 Right	VCC	2.54mm Header
J1 Left	GND	2.54mm Header
J2 Right	CTRLA	2.54mm Header
J2 Left	CTRLB	2.54mm Header

Notes:

1. VDD Voltage is detailed in Datasheet.
2. Control Voltage is detailed in Datasheet.
3. The definition of up, down, right, and left is valid for this view of PCB.

2 DESIGN INFORMATION

2.1 SCHEMATIC




2.2 BOM

Designator	Footprint	Qty	Comment	PN
C1	CASEA	1	2.2uF	
C2	0402	1	10nF	
C3	0402	1	100pF	
C4, C5	0402	2	DNP	
CO1, CO2, CO3, CO4, CO5	K Connector	5	K Connector	ATEK9292
J1, J2	2x1 Header	2	2x1 Header	
R1, R2	0402	2	0R	
U1	ATEKQ4424	1	SP4T	ATEK255P4


3 TYPICAL PERFORMANCE PLOTS

Conditions unless otherwise specified: $V_{CTRL} = 5\text{ V}$, $T = 25\text{ C}$, CW. For details, please refer to the datasheet.

Insertion Loss



Return Loss



Isolation from RFC to RF2

