


UNOPROLOGIC USB CPLD DEVELOPMENT SYSTEM

Data Sheet



The UnoProLogic is a part of the EPT USB/PLD development system. It provides an innovative method of developing and debugging the users microcontroller code. It can also provide a high speed data transfer mechanism between microcontroller and Host PC.


The UnoProLogic board is equipped with an Altera 5M570 PLD; which is programmed using the Altera Quartus II software. The PLD has 570 Logic Elements which is equivalent to 440 Macrocells. An on board 66 MHz oscillator is used by the EPT-Active-Transfer-Library to provide data transfer rates of 0.1 Mega Bytes per second. The EPT-Active-Transfer-Library provides control communication between the objective device and the PLD. Data transfer during the objective device checkout between the PC and the PLD program is available via the Hyper Serial Port. The board also includes the following parts.



- Altera EPM570 in the TQFP 100 pin package
- 66 MHz oscillator for driving USB data transfers and users code
- Four 74LVC245 bidirectional voltage translator/bus transceiver
- 24 user Input/Outputs
- Four Green LED's accessible by the user
- Two PCB switches accessible by the user
- All connectors to stack into the Arduino Uno
- USB to Serial FT2232H Dual Channel Chip.

1 Block Diagram

Figure 1 UNOPROLOGIC Block Diagram






ARDUINO CONNECTORS PUSH ANALOG **BUTTONS** INPUT CONNECTOR CPLD **USB MICRO-B** CONNECTOR USB TO **SERIAL CHIP 4 CHANNEL** ADC 66MHZ OSCILLATOR I/O VOLT LEDS SELCT ARDUINO CONNECTORS

Figure 2 UnoProLogic Component Callouts

2 Mechanical Dimensions

UNOMAX PCB DIMENSIONS



All dimensions in mils (0.001")

3 Pin Mapping

Pin Mapping between Connectors, MAXV CPLD and User code

Component	Pin	Net Name	Pin on CPLD	Signal in EPT Project Pinout
66MHz Oscillator	3	GCLK	12	CLK_66MHZ
Reset	2	NA	44	RST



U12	16	AD0	24	JTAG_TCK (Not In Project)
	17	AD1	23	JTAG_TDI (Not In Project)
	18	AD2	25	JTAG_TDO (Not In Project)
	19	AD3	22	JTAG_TMS (Not In Project)
	38	BD0	19	BD_INOUT0
	39	BD1	18	BD_INOUT1
	40	BD2	17	BD_INOUT2
	41	BD3	16	BD_INOUT3
	43	BD4	15	BD_INOUT4
	44	BD5	14	BD_INOUT5
	45	BD6	7	BD_INOUT6
	46	BD7	6	BD_INOUT7
	48	BC0	5	BC_IN1
	52	BC1	4	BC_IN0
	53	BC2	3	BC_OUT2
	54	BC3	2	BC_OUT1
	55	BC4	1	BC_OUT0
SW1	1	SW_USER_1	20	SW_USER_1
SW2	1	SW_USER_2	21	SW_USER_23
U7	2	TR_DIR_1	100	TR_DIR_1



U4	2	TR_DIR_2	29	TR_DIR_2
U5	2	TR_DIR_3	85	TR_DIR_3
U7	22	TR_OE_1	86	TR_OE_1
U4	22	TR_OE_2	28	TR_OE_2
U5	22	TR_OE_3	74	TR_OE_3
D1	1	LED_GR_1_N	54	LED0
D2	1	LED_GR_2_N	53	LED1
D3	1	LED_GR_3_N	52	LED2
D4	1	LED_GR_4_N	51	LED3
U9	16	ADC_EOC	67	ADC_EOC
	12	ADC_CS	68	ADC_CS
	13	ADC_SCLK	69	ADC_CLK
	14	ADC_DIN	70	ADC_MOSI
	15	ADC_DOUT	71	ADC_MISO
	8	ADC_CNVST	72	ADC_CNVST
U7	21	LB0	87	LB_IOH0
	20	LB1	89	LB_IOH1
	19	LB2	91	LB_IOH2
	18	LB3	92	LB_IOH3
	17	LB4	96	LB_IOH4
	16	LB5	97	LB_IOH5
	15	LB6	98	LB_IOH6




	14	LB7	99	LB_IOH7
U4	21	LB8	42	LB_SER0
	20	LB9	41	LB_AD0
	19	LB10	40	LB_AD1
	18	LB11	38	LB_AD2
	17	LB12	36	LB_AD3
	16	LB13	35	LB_AD4
	15	LB14	34	LB_AD5
	14	LB15	33	LB_SER1
U5	21	LB16	81	LB_IOL0
	20	LB17	82	LB_IOL1
	19	LB18	83	LB_IOL2
	18	LB19	84	LB_IOL3
	17	LB20	78	LB_IOL4
	16	LB21	77	LB_IOL5
	15	LB22	76	LB_IOL6
	14	LB23	75	LB_IOL7

4 Pushbutton switches


There are two pushbutton switches on the UnoProLogic. Both are momentary contact switches. They include a 1uF cap to ground to debounce both switches.



Component	Net Name	Pin on CPLD	Signal in EPT Project Pinout
SW1	SW_USER_1	20	SW_USER_1
SW2	SW_USER_2	21	SW_USER_23









5 LEDs

The UnoProLogic includes four Green LEDs. The LEDs are connected to the CPLD in a "Current Sink" configuration. This means the LEDs Anodes are permanently connected to +3.3V. Each Cathode side of the LEDs are connected to an individual I/O of the CPLD. In order to turn on the LED, the CPLD I/O must apply a low signal. This will complete the LED drive circuit and current will flow through the LED. To turn the LED off, the CPLD I/O must either "float" or drive a high onto the pin.

Component	Net Name	Pin on CPLD	Signal in EPT Project Pinout
LED1	LED[1]	50	LED[0]
LED2	LED[2]	51	LED[1]
LED3	LED[3]	52	LED[2]
LED4	LED[4]	53	LED[3]








6 Host PC Connection

The UnoProLogic includes an LED that signifies the connection of the board with the Host PC. The connect LED has the word "CONNECT" in silkscreen next to the LED. This LED will only



light up once the Host PC has correctly enumerated the USB device (FT2232HQ chip). When this LED is lit up it can tell the user three things:

- Power has been applied to the UnoProLogic via USB
- The FT2232HQ chip is working properly
- The Host PC has found the appropriate driver and will communicate with the UnoProLogic




7 Inputs/Outputs

The UnoMax is designed from the ground up as a development board for beginners. All of the Inputs/Outputs are protected by the 74LVC8245 transceiver chips. These transceivers provide both voltage level translations and protection from over current and over voltage. The transceivers can sink up to 50mA per pin.

There are 24 Inputs/Outputs which are selectable between +3.3V and +5 Volt. JMP1 is used to select which voltage the 24 Inputs/Outputs are set to.






The

I/O's are organized as three 8 bit directional ports. Each port must be defined as input or output. This means that all 8 bits of a port will point in the same direction, depending on the direction bit of the transceiver. The direction bit can be changed at any time, so that a port can change from input to output in minimum setup time of 6 nanoseconds. Each port also has an enable pin. This enable pin will enable or disable the bits of the port. If the port is disabled, the bits will "float".





This 8-bit (octal) noninverting bus transceiver contains two separate supply rails; B port has VCCB, which is set at 3.3 V, and A port has VCCA, which is set at 5 V. This allows for translation from a 3.3-V to a 5-V environment, and vice versa.

The SN74LVC4245A device is designed for asynchronous communication between data buses. The device transmits data from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable (OE) input can be used to disable the device so the buses are effectively isolated. The control circuitry (DIR, OE) is powered by VCCA.

7.1 Electrical Characteristics

for $V_{CCA} = 4.5 \text{ V to } 5.5 \text{ V}^{(1)}$

		MIN	MAX	UNIT
V _{CCA}	Supply voltage	4.5	5.5	V
V _{IH}	High-level input voltage	2		V
V _{IL}	Low-level input voltage		0.8	V
VIA	Input voltage	0	V _{CCA}	V
V _{OA}	Output voltage	0	V _{CCA}	V
I _{OH}	High-level output current		-24	mA
I _{OL}	Low-level output current		24	mA
T _A	Operating free-air temperature	-40	85	°C

⁽¹⁾ All unused inputs of the device must be held at the associated V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

Tim



for V_{CCB} = 2.7 V to 3.6 $V^{(1)}$

			MIN	MAX	UNIT
V_{CCB}	Supply voltage		2.7	3.6	V
V_{IH}	High-level input voltage	V _{CCB} = 2.7 V to 3.6 V	2		V
V _{IL}	Low-level input voltage	V _{CCB} = 2.7 V to 3.6 V		8.0	V
V _{IB}	Input voltage		0	V _{CCB}	V
V _{OB}	Output voltage		0	V _{CCB}	V
		V _{CCB} = 2.7 V		-12	4
I _{OH}	High-level output current	V _{CCB} = 3 V		-24	mA
	V _{CCB} = 2.7 V			12	A
I _{OL} Low-level output current		ow-level output current V _{CCB} = 3 V		24	mA
T _A	Operating free-air temperature		-40	85	°C

All unused inputs of the device must be held at the associated V_{CC} or GND to ensure proper device operation. Refer to the TI
application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

7.2 Timing Characteristics

over recommended operating free-air temperature range, C_L = 50 pF (unless otherwise noted)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CCA} = 5 V ± V _{CCB} = 2.7 V t	0.5 V, o 3.6 V	UNIT
	(INPOT)	(001P01)	MIN	MAX	
t _{PHL}		В	1	6.3	
t _{PLH}	A	В	1	6.7	ns
t _{PHL}	В		1	6.1	
t _{PLH}		A	1	5	ns
t _{PZL}	ŌĒ	A	1	9	20
t _{PZH}	OE .	^	1	8.1	ns
t _{PZL}	ŌĒ	В	1	8.8	
t _{PZH}	OE .	В	1	9.8	ns
t _{PLZ}	ŌĒ		1	7	
t _{PHZ}	OE	A	1	5.8	ns
t _{PLZ}	ŌĒ	B	1	7.7	20
t _{PHZ}	J DE	В	1	7.8	ns

7.3 Description

24 mA drive at 3-V supply

- Good for heavier loads and longer traces

Low VIH

- Allows 3.3-V to 5-V translation




Function Table


INPUTS		OPERATION
ŌĒ	DIR	UPERATION
L	L	B data to A bus
L	Н	A data to B bus
Н	X	Isolation

8 Analog connector

The UnoMax includes a six pin analog input connector. This connector provides a path from the pins to the input of the four Op-Amp buffers. Each Op-Amp includes a 1MHz low pass filter. Each Op-Amp provides a buffer for the analog signals to the ADC inputs.








9 Analog to Digital Converter

The EPT 5M57-AP-U2 has an onboard Four Channel, 10 Bit, 300 KSamples/second Analog to Digital Converter. It has a serial SPI communications that allow the host to send setup commands and retrieve the sampled data.



PIN	NAME	FUNCTION
1–4	AIN0-AIN3	Analog Inputs



5, 6, 7	N.C.	No Connection
8	CONVST	Active – low Conversion Start Input
9	REF	Reference Input
10	GND	Ground
11	VDD	Power Input
12	CS	Active Low Chip Select Input. When CS is Low the interface is enabled. When CS is high MOSI is high impedance
13	SCLK	Serial Clock input. Clocks data in and out of the serial interface.
14	MISO	Serial Data input. MISO data is latched into the interface on the rising edge of SCLK
15	MOSI	Serial Data Output. Data is clocked out on the falling edge of SCLK. High impedance when CS is connected to VDD.
16	EOC	End of Conversion Output. Data is valide after EOC pulls low.



9.1 Electrical Characteristics

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
CONVERSION RATE	•		•			•	
Davis III Time	A	External reference		0.8			
Power-Up Time	tpu	Internal reference (Note 5)		65		μs	
Acquisition Time	tacq		0.6			μs	
Conversion Time		Internally clocked		3.5		110	
Conversion Time	tconv	Externally clocked (Note 6)	2.7			μs	
External Clock Frequency	f	Externally clocked conversion	0.1		4.8	MHz	
External Clock Frequency	fsclk	Data I/O			10	IVIMZ	
Aperture Delay				30		ns	
Aperture Jitter				< 50		ps	
ANALOG INPUT	•		•			•	
Input Voltage Range		Unipolar	0		VREF	V	
Input Leakage Current		V _{IN} = V _{DD}		±0.01	±1	μА	
Input Capacitance		During acquisition time (Note 7)		24		pF	
INTERNAL REFERENCE							
REF Output Voltage		MAX11618/MAX11620/MAX11624	4.024	4.096	4.168	V	
NEF Output Voltage		MAX11619/MAX11621/MAX11625	2.48	2.50	2.52	v	
DEE T	TCREF	MAX11618/MAX11620/MAX11624		±20		ppm/°C	
REF Temperature Coefficient		MAX11619/MAX11621/MAX11625		±30			
Output Resistance				6.5		kΩ	
REF Output Noise				200		μVRMS	
REF Power-Supply Rejection	PSRR			-70		dB	
EXTERNAL REFERENCE	•		•			•	
REF Input Voltage Range	V _{REF}		1.0	V[op + 50mV	٧	
REF Input Current	IREF	V _{REF} = 2.5V (MAX11619/MAX11621/ MAX11625); V _{REF} = 4.096V (MAX11618/MAX11620/MAX11624), f _{SAMPLE} = 300ksps		40	100	ДΑ	
ner input Guirent	IREF	V _{REF} = 2.5V (MAX11619/MAX11621/ MAX11625); V _{REF} = 4.096V (MAX11618/MAX11620/MAX11624), f _{SAMPLE} = 0		±0.1	±5	μA	

9.2 3-Wire Serial Interface

The MAX11618–MAX11621/MAX11624/MAX11625 feature a serial interface compatible with SPI/QSPI and MICROWIRE devices. For SPI/QSPI, ensure the CPU serial interface runs in master mode so it generates the serial clock signal. Select the SCLK frequency of 10MHz or less, and set clock polarity (CPOL) and phase



(CPHA) in the μ P control registers to the same value. The MAX11618 operate with SCLK idling high or low, and thus operate with CPOL = CPHA = 0 or CPOL = CPHA = 1. Set CS low to latch input data at DIN on the rising edge of SCLK. Output data at DOUT is updated on the falling edge of SCLK. Results are output in binary format.

Serial communication always begins with an 8-bit input data byte (MSB first) loaded from DIN. A high-to-low transition on CS initiates the data input operation. The input data byte and the subsequent data bytes are clocked from DIN into the serial interface on the rising edge of SCLK. Tables 1–5 detail the register descriptions.

Bits 5 and 4, CKSEL1 and CKSEL0, respectively, control the clock modes in the setup register. Choose between four different clock modes for various ways to start a conversion and determine whether the acquisitions are internally or externally timed. Select clock mode 00 to configure CNVST/AIN_ to act as a conversion start and use it to request the programmed, internally timed conversions without tying up the serial bus. In clock mode 01, use CNVST to request conversions one channel at a time, controlling the sampling speed without tying up the serial bus. Request and start internally timed conversions through the serial interface by writing to the conversion register in the default clock mode 10. Use clock mode 11 with SCLK up to 4.8MHz for externally timed acquisitions to achieve sampling rates up to 300ksps. Clock mode 11 disables scanning and averaging.

The device feature an active-low, end-of-conversion output. EOC goes low when the ADC completes the last requested operation and is waiting for the next input data byte (for clock modes 00 and 10). In clock mode 01, EOC goes low after the ADC completes each requested operation. EOC goes high when CS or CNVST goes low. EOC is always high in clock mode 11.

9.3 Output Data Format

Figures 4–7 illustrate the conversion timing for the MAX11618–

MAX11621/MAX11624/MAX11625. The 10-bit conversion result is output in MSB-first format with four leading zeros followed by 10-bit data and two trailing zeros. DIN data is latched into the serial interface on the rising edge of SCLK. Data on DOUT transitions on the falling edge of SCLK. Conversions in clock modes 00 and 01 are initiated by CNVST. Conversions in clock modes 10 and 11 are initiated by writing an input data byte to the conversion register. Data output is binary.






Figure 4. Clock Mode 00




Figure 5. Clock Mode 01




Figure 6. Clock Mode 10




Figure 7. Clock Mode 11

9.4 Register Descriptions

The MAX11618 communicate between the internal registers and the external circuitry through the SPI-/QSPI-compatible serial interface. Table 1 details the registers and the bit names. Tables 2–5 show the various functions within the conversion register, setup register, averaging register,



and reset register.

Table 1. Input Data Byte (MSB First)

REGISTER NAME	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
Conversion	1	CHSEL3	CHSEL2	CHSEL1	CHSEL0	SCAN1	SCAN0	X
Setup	0	1	CKSEL1	CKSEL0	REFSEL1	REFSEL0	X	X
Averaging	0	0	1	AVGON	NAVG1	NAVG0	NSCAN1	NSCAN0
Reset	0	0	0	1	RESET	Χ	X	Χ

X = Don't care.

9.5 Conversion Register

Select active analog input channels per scan and scan modes by writing to the conversion register. Table 2 details channel selection and the four scan modes.

Request a scan by writing to the conversion register when in clock mode 10 or 11, or by applying a low pulse to the CNVST pin when in clock mode 00 or 01.

A conversion is not performed if it is requested on a channel that has been configured as CNVST. Select scan mode 00 or 01 to return one result per single- ended channel within the requested range. Select scan mode 10 to scan a single input channel numerous times, depending on NSCAN1 and NSCAN0 in the averaging register (Table 4). Select scan mode 11 to return only one result from a single channel.



Table 2. Conversion Register*

BIT NAME	BIT	FUNCTION	
_	7 (MSB)	Set to 1 to select conversion register.	
CHSEL3	6	Analog input channel select.	
CHSEL2	5	Analog input channel select.	
CHSEL1	4	Analog input channel select.	
CHSEL0	3	Analog input channel select.	
SCAN1	2	Scan mode select.	
SCAN0	1	Scan mode select.	
	0 (LSB)	Don't care.	

	-	
CHSEL1	CHSEL0	SELECTED CHANNEL (N)
0	0	AINO
0	1	AIN1
1	0	AIN2
1	1	AIN3

SCAN1	SCAN0	SCAN MODE (CHANNEL N IS SELECTED BY BITS CHSEL3-CHSEL0)
0	0	Scans channels 0 through N.
0	1	Scans channels N through the highest numbered channel.
1	0	Scans channel N repeatedly. The averaging register sets the number of results.
1	1	No scan. Converts channel N once only.

9.6 Setup Register

Write a byte to the setup register to configure the clock,reference, and power-down modes. Table 3 details the bits in the setup register. Bits 5 and 4 (CKSEL1 and CKSEL0) control the clock mode, acquisition and sampling, and the conversion start. Bits 3 and 2 (REFSEL1 and REFSEL0) control internal or external reference use.



Table 3. Setup Register*

BIT NAME	BIT	FUNCTION			
_	7 (MSB)	et to zero to select setup register.			
_	6	Set to 1 to select setup register.			
CKSEL1	5	ock mode and CNVST configuration. Resets to 1 at power-up.			
CKSEL0	4	Clock mode and CNVST configuration.			
REFSEL1	3	deference mode configuration.			
REFSEL0	2	Reference mode configuration.			
_	1	Don't care.			
_	0 (LSB)	Oon't care.			

^{*}See below for bit details.

CKSEL1	CKSEL0	CONVERSION CLOCK	ACQUISITION/SAMPLING	CNVST CONFIGURATION
0	0	Internal	Internally timed	CNVST
0	1	Internal	Externally timed through CNVST	CNVST
1	0	Internal	Internally timed	AIN15/AIN11/AIN7**
1	1	External (4.8MHz max)	Externally timed through SCLK	AIN15/AIN11/AIN7**

^{**}For the MAX11618/MAX11619, CNVST has its own dedicated pin.

REFSEL1	REFSEL0	VOLTAGE REFERENCE	AutoShutdown
0	0	Internal	Reference off after scan; need wake-up delay.
0	1	External single ended	Reference off; no wake-up delay.
1	0	Internal	Reference always on; no wake-up delay.
1	1	Reserved	Reserved. Do not use.

9.7 Averaging Register

Write to the averaging register to configure the ADC to average up to 32 samples for each requested result, and to independently control the number of results requested for single-channel scans. Table 2 details the four scan modes available in the conversion register. All four scan modes allow averaging as long as the AVGON bit, bit 4 in the averaging register, is set to 1. Select scan mode 10 to scan the same channel multiple times. Clock mode 11 disables averaging.



Table 4. Averaging Register*

BIT NAME	BIT	FUNCTION			
_	7 (MSB)	Set to 0 to select averaging register.			
_	6	Set to 0 to select averaging register.			
_	5	et to 1 to select averaging register.			
AVGON	4	et to 1 to turn averaging on. Set to zero to turn averaging off.			
NAVG1	3	onfigures the number of conversions for single-channel scans.			
NAVG0	2	onfigures the number of conversions for single-channel scans.			
NSCAN1	1	ingle-channel scan count. (Scan mode 10 only.)			
NSCAN0	0 (LSB)	Single-channel scan count. (Scan mode 10 only.)			

^{*}See below for bit details.

AVGON	NAVG1	NAVG0	FUNCTION	
0	Χ	X	Performs 1 conversion for each requested result.	
1	0	0	Performs 4 conversions and returns the average for each requested result.	
1	0	1	Performs 8 conversions and returns the average for each requested result.	
1	1	0	Performs 16 conversions and returns the average for each requested result.	
1	1	1	Performs 32 conversions and returns the average for each requested result.	

X = Don't care.

NSCAN1	NSCAN0	FUNCTION (APPLIES ONLY IF SCAN MODE 10 IS SELECTED)	
0	0 Scans channel N and returns 4 results.		
0	1	Scans channel N and returns 8 results.	
1	0	Scans channel N and returns 12 results.	
1	1	Scans channel N and returns 16 results.	

9.8 Reset Register

Write to the reset register (as shown in Table 5) to clear the FIFO or to reset all registers to their default states. Set the RESET bit to 1 to reset the FIFO. Set the reset bit to zero to return the MAX11618 to the default power-up state.




Table 5. Reset Register

BIT NAME	BIT	FUNCTION			
_	7 (MSB)	et to 0 to select reset register.			
_	6	Set to 0 to select reset register.			
_	5	t to 0 to select reset register.			
_	4	Set to 1 to select reset register.			
RESET	3	et to zero to reset all registers. Set to 1 to clear the FIFO only.			
X	2	Oon't care.			
X	1	Oon't care.			
X	0 (LSB)	Oon't care.			

10 MAXV Programming

The UnoMax uses the second channel of the FT2232H chip as a dedicated CPLD programming port. The CPLD must be programmed via JTAG signals and the FT2232H has built in JTAG signals.



11 Oscillator

There is a 66MHz oscillator on the UnoProLogic, This oscillator has the following Vendor and P/N


1. 66MHz, Renesas Electronics America Inc; P/N: XLH536066.000000I

This oscillators are connected to the Global Clock inputs on the FPGA. Both devices provide stable clock for the FPGA's internal DLL's. The user can access these clock sources by calling



the net connected to the FPGA pin.

Component	Net Name	Pin on CPLD	Signal in EPT Project Pinout	
66MHz Osc	GCLK1	23	CLK_66MHZ	



XLH536066.0000001

PARAMETERS	MAX (unless otherwise noted)
Frequency	66MHz
Supply Voltage (VDD)	3.3V



Input Current (IDD)	
>50.000 ~ 67.000MHz	25 mA
Standby Current	10 μΑ
Output Symmetry (50% VDD)	
>50.000 ~ 170.000MHz	40% ~ 60%
Rise/Fall Time (10%/90% VDD Levels) (TR/TF)	
1.000 ~ 80.000MHz	6 nS
Output Voltage (VOL)	10% VDD
(VOH)	90% VDD Min
Output Load (HCMOS)	15 pF
Start-up Time (TS)	10 mS
Frequency Stability	±25ppm
Operating Temperature	-40°C ~ 85°C


12 USB to Serial

The FT2232HQ is a USB 2.0 High Speed (480Mb/s) to UART/MPSSE IC. The device features two interfaces that can be configured for asynchronous or synchronous serial or parallel FIFO interfaces. The two channels can also be independently configured to use an MPSSE engine. This allows the two ports of the FT2232HQ to operate independently as UART/Bit-Bang ports or MPSSE engines used to emulate JTAG, SPI, I2C, Bit-bang or other synchronous serial modes.

The chip is powered by +3.3V and includes an internal +1.8V regulator to power the chip core. It uses +3.3V I/O interfacing and is+5V Tolerant. Operational configuration mode and USB Description strings configurable in external EEPROM over the USB interface. Asynchronous serial UART interface option with full hardware handshaking and modem interface signals. Fully assisted hardware or X-On / X-Off software handshaking. UART Interface supports 7/8 bit data, 1/2 stop bits, and Odd/Even/Mark/Space/No Parity.

13 UnoProLogic Power

The UnoProLogic can be powered from the USB bus of a Host/PC or the optional barrel connector. The USB supplies a maximum of +5V @ 500mA's. The components of the UnoProLogic must share this power with the user code that will run inside the FPGA along with any external power use.



13.1 Core Board Power Budget

Device	Part Number	+1.8V Power	+3.3V Power
CPLD	5M570	??? Defined by user code. EPT- Transfer-Demo code: 50mA	??? Defined by user code. . EPT- Transfer- Demo code: 50mA
			301111



Bus Transceivers	74LVC8245		15mA (All eight I/O's active)
USB Chip	FT2232H		60 mA (no sink current supplied to I/O's)
USB EEPROM	93LC56		2 mA (write current) 1 mA (read current)
66MHz Oscillator	CB3LV-3I-66M0		10 mA
ADC Four Channel	MAX11618EEE+		17 mA
Op-Amp driver	MCP6L04		0.5 mA (all four amps active)
Schmitt Buffer	74LVC1G17SE		1mA
User LEDs			20 mA
Total		50mA	175.5mA

^{*}Theoritical Values only. This data needs to be validated

13.2 Core Board VUSB Power Budget

Device	Part	VUSB	
	Number		



+1.8V Power	MCP1725-	70mA	
Supply	1802E		
+3.3V Power	MCP1725-	215mA	
Supply	3302E		
Total		285mA	

^{*} Theoritical Values only. This data needs to be validated