

# Please note that Cypress is an Infineon Technologies Company.

The document following this cover page is marked as "Cypress" document as this is the company that originally developed the product. Please note that Infineon will continue to offer the product to new and existing customers as part of the Infineon product portfolio.

# **Continuity of document content**

The fact that Infineon offers the following product as part of the Infineon product portfolio does not lead to any changes to this document. Future revisions will occur when appropriate, and any changes will be set out on the document history page.

# **Continuity of ordering part numbers**

Infineon continues to support existing part numbers. Please continue to use the ordering part numbers listed in the datasheet for ordering.

www.infineon.com





# SD3™ USB and Mass Storage Peripheral Controller

#### **Features**

- Latest-generation storage support
  - □ SD3.0/SDXC UHS1 SDR50 / DDR50 Master
  - □ eMMC 4.4 Master
  - □ SDIO 3.0 Master
- USB integration
  - □ Certified USB 3.0 and USB 2.0 peripheral: SuperSpeed (SS), Hi-Speed (HS), and Full-Speed (FS) only.
  - □ Thirty-two physical endpoints
  - □ Integrated transceiver
- Ultra low-power in core power-down mode

  □ Less than 60 µA with VBATT on and 20 µA with VBATT off
- I<sup>2</sup>C master controller at 1 MHz
- Selectable input clock frequencies

  □ 19.2, 26, 38.4, and 52 MHz


  □ 19.2-MHz crystal input support

- Independent power domains for core and I/O
- 10 × 10 mm, 0.8-mm pitch ball grid array (BGA) package

# **Applications**

- USB thumb drives
- Card readers
- Laptop with SD slots
- SD slot in TV/STB
- WIFI Dongles
- USB SDIO Bridge
- Raid on-Chip Controller

# Logic Block Diagram



Errata: For information on silicon errata, see "Errata" on page 27. Details include trigger conditions, devices affected, and proposed workaround.



# **Contents**

Functional Overview	3
USB Interface (U-Port)	3
Mass-Storage Support (S-Port)	3
I2C Interface	
UART Interface	3
I2S Interface	3
SPI Interface	3
Boot Options	4
Reset	
Clocking	4
32-kHz Watchdog Timer Clock Input	4
Power	5
Power Modes	5
Configuration Fuse	7
Digital I/Os	7
EMI	7
System Level ESD	7
Pinout	
Pin Description	8
Electrical Specifications	12
Absolute Maximum Ratings	12
Operating Conditions	12
DC Specifications	12
Thermal Characteristics	14

AC IIIIIII Faraiileteis	เจ
Storage Port Timing	15
I2C Interface Timing	18
Reset Sequence	23
Package Diagrams	24
Ordering Information	25
Ordering Code Definitions	25
Acronyms	
Document Conventions	
Units of Measure	26
Errata	
Part Numbers Affected	
SD3 USB and Mass Storage Peripheral Controller	
Qualification Status	27
SD3 USB and Mass Storage Peripheral Controller	
Errata Summary	27
Document History Page	
Sales, Solutions, and Legal Information	
Worldwide Sales and Design Support	34
Products	
PSoC® Solutions	34
Cypress Developer Community	
Technical Support	



#### Functional Overview

SD3™ is a USB 3.0 SuperSpeed mass-storage controller providing the latest SD/MMC support. SD3 complies with the SD Specification, Version 3.0, and the MMC Specification, Version 4.41

SD3 offers the following access paths among USB and mass storage ports:

- A USB-port (U-Port) supporting USB 3.0 peripheral
- Two mass-storage ports (S0-Port and S1-Port) supporting mass-storage devices. Following are the possible configurations for the two mass-storage ports:
  - □ SD and MMC
  - □ SD and SD
  - □ MMC and MMC
  - □ SD and SDIO
  - □ MMC and SDIO
  - □ SDIO and SDIO

Combinations of these accesses can happen independently or in an interleaved manner.


The SD3 complies with the USB 3.0 v1.0 specification and is also backward compatible with USB 2.0.

#### **USB Interface (U-Port)**

SD3 offers the following features:

- Supports USB peripheral functionality compliant with the USB 3.0 Specification Revision 1.0 and is backward-compatible with the USB 2.0 Specification
- Supports up to 16 IN and 16 OUT endpoints.
- Supports the USB 3.0 Streams feature. It also supports USB Attached SCSI (UAS) device class to optimize mass-storage access performance.
- As a USB peripheral, SD3 supports UAS and Mass Storage Class (MSC) peripheral classes.
- When the USB port is not in use, the PHY and transceiver may be disabled for power savings.

Figure 1. USB Interface Signals



#### Mass-Storage Support (S-Port)

The SD3 storage interface port supports the following specifications:

- SD Specification, Version 3.0
- Multimedia Card-System Specification, MMCA Technical Committee, Version 4.4
- SDIO Host controller compliant with SDIO Specification Version 3.00

## I<sup>2</sup>C Interface

SD3 has an I<sup>2</sup>C interface compatible with the I<sup>2</sup>C Bus Specification Revision 3. Because SD3's I<sup>2</sup>C interface is capable of operating only as I<sup>2</sup>C master, it may be used to communicate with other I<sup>2</sup>C slave devices. For example, SD3 may boot from an EEPROM connected to the I<sup>2</sup>C interface, as a selectable boot option

SD3's I<sup>2</sup>C master controller also supports multi-master mode functionality.

The power supply for the I<sup>2</sup>C interface is VIO5, which is a separate power domain from the other serial peripherals. This is to allow the I<sup>2</sup>C interface the flexibility to operate at a different voltage than the other serial interfaces.

The I<sup>2</sup>C controller supports bus frequencies of 100 kHz, 400 kHz, and 1 MHz. When VIO5 is 1.2 V, the maximum operating frequency supported is 100 kHz. When VIO5 is 1.8 V, 2.5 V, or 3.3 V, the operating frequencies supported are 400 kHz and 1 MHz. The I<sup>2</sup>C controller supports the clock stretching feature to enable slower devices to exercise flow control.

Both SCL and SDA signals of the I<sup>2</sup>C interface require external pull-up resistors. These resistors must be connected to VIO5.

#### **UART Interface**

The UART interface of SD3 supports full-duplex communication. It includes the signals noted in Table 1.

Table 1. UART Interface Signals

Signal	Description
TX	Output signal
RX	Input signal
CTS	Flow control
RTS	Flow control

The UART is capable of generating a range of baud rates, from 300 bps to 4608 Kbps, selectable by the firmware. If flow control is enabled, then SD3's UART only transmits data when the CTS input is asserted. In addition to this, SD3's UART asserts the RTS output signal, when it is ready to receive data.

### I<sup>2</sup>S Interface

SD3 has an I<sup>2</sup>S port to support external audio codec devices. SD3 functions as I<sup>2</sup>S Master as transmitter only. The I<sup>2</sup>S interface consists of four signals: clock line (I2S\_CLK), serial data line (I2S\_SD), word select line (I2S\_WS), and master system clock (I2S\_MCLK). SD3 can generate the system clock as an output on I2S\_MCLK or accept an external system clock input on I2S MCLK.

The sampling frequencies supported by the I2S interface are 8 kHz, 16 kHz, 32 kHz, 44.1 kHz, 48 kHz, 96 kHz and 192 kHz.

#### SPI Interface

SD3 supports an SPI Master interface on the Serial Peripherals port. The maximum operation frequency is 33 MHz.

The SPI controller supports four modes of SPI communication (see SPI Timing Specification on page 21 for details on the modes) with the Start-Stop clock. This controller is a single-master controller with a single automated SSN control. It supports transaction sizes ranging from 4 bits to 32 bits.



# **Boot Options**

SD3 can load boot images from various sources, selected by the configuration of the PMODE pins. The boot options for the SD3 are as follows:

- Boot from USB
- Boot from I<sup>2</sup>C
- Boot from eMMC on S0-Port
- Boot from SPI
  - Cypress SPI Flash parts supported are S25FS064S (64-Mbit), S25FS128S (128-Mbit) and S25LFL064L (64-Mbit).
  - W25Q32FW (32-Mbit) and equivalent parts are also supported.

Table 2. Booting Options for SD3

PMODE[2:0] [1]	Boot From
FF0	S0-Port: eMMC On failure, USB boot enabled
FF1	USB Boot
FFF	I <sup>2</sup> C On Failure, USB Boot is enabled
0FF	I <sup>2</sup> C only
0F1	SPI On Failure, USB Boot is enabled

#### Reset

A reset is initiated by asserting the Reset# pin on SD3. The specific reset sequence and timing requirements are detailed in Figure 3 on page 18 and Table 15 on page 23. All I/Os are tristated during a hard reset.

## Clocking

SD3 allows either a crystal to be connected between the XTALIN and XTALOUT pins or an external clock to be connected at the CLKIN pin. The XTALIN, XTALOUT, CLKIN, and CLKIN\_32 pins can be left unconnected if not used.

Crystal frequency supported is 19.2 MHz, while the external clock frequencies supported are 19.2, 26, 38.4, and 52 MHz.

SD3 has an on-chip oscillator circuit that uses an external 19.2 MHz (±100 ppm) crystal (when the crystal option is used). An appropriate load capacitance is required with a crystal. Refer to the specification of the crystal used to determine the appropriate load capacitance. The FSLC[2:0] pins must be configured appropriately to select the crystal option/clock frequency option. The configuration options are shown in Table 3.

Clock inputs to SD3 must meet the phase noise and jitter requirements specified in Table 4.

The input clock frequency is independent of the clock/data rate of SD3 core or any of the device interfaces. The internal PLL applies the appropriate clock multiply option depending on the input frequency.

Table 3. Crystal/Clock Frequency Selection

FSLC[2]	FSLC[1]	FSLC[0]	Crystal/Clock Frequency
0	0	0	19.2-MHz crystal
1	0	0	19.2-MHz input CLK
1	0	1	26-MHz input CLK
1	1	0	38.4-MHz input CLK
1	1	1	52-MHz input CLK

Table 4. Input Clock Specifications for SD3

Parameter	Description	Specif	Units		
Farameter	Description	Min	Max	Ullits	
Phase noise	100-Hz offset	_	<b>–</b> 75	dB	
	1-kHz offset	_	-104	dB	
	10-kHz offset	_	-120	dB	
	100-kHz offset	_	-128	dB	
	1-MHz offset	_	-130	dB	
Maximum frequency deviation	-	_	150	ppm	
Duty cycle	_	30	70	%	
Overshoot	_	_	3	%	
Undershoot	_	_	-3	%	
Rise time/fall time	_	-	3	ns	

### 32-kHz Watchdog Timer Clock Input

SD3 includes a watchdog timer that can be used to interrupt the core, automatically wake up SD3 in Standby mode, and reset the core. The watchdog timer runs off a 32-kHz clock, which may optionally be supplied from an external source on a dedicated pin of SD3.

The watchdog timer can be disabled by firmware.

Requirements for the optional 32-kHZ clock input are listed in Table 5.

Table 5. 32-kHz Clock Input Requirements

Parameter	Min	Max	Units
Duty cycle	40	60	%
Frequency deviation	-	±200	ppm
Rise Time/fall Time	_	200	ns

#### Note

F indicates Floating.



#### **Power**

SD3 has the following main groups of power supply domains:

- IO\_VDDQ: This refers to a group of independent supply domains for digital I/Os. The voltage level on these supplies are 1.8 V to 3.3 V. SD3 provides six independent supply domains for digital I/Os listed as follows:
- □ S0VDDQ: S0-Port (for SD/MMC) I/O Power Supply Domain
- □ S1VDDQ: S1-Port (for SD/MMC) I/O Power Supply Domain
- □ S2VDDQ: S2-Port (GPIO) Power Supply Domain
- □ VIO4: S1-Port GPIO[53:57]/O Power Supply Domain (these pins support MMC's high nibble data line D[7:4] on S1-Port)
- □ VIO5: I2C Power Supply Domain (supports 1.2 V to 3.3 V)
- □ CVDDQ: Clock Power Supply Domain
- VDD: This is the supply voltage for the logic core. The nominal supply voltage level is 1.2 V. This supplies the core logic circuits. The same supply must also be used for the following:
  - □ AVDD: This is the 1.2-V supply for the PLL, crystal oscillator and other core analog circuits
  - □ U3TXVDDQ/U3RXVDDQ: These are the 1.2-V supply voltages for the USB 3.0 interface.
- VBATT/VBUS: This is the 3.2-V to 6-V battery power supply for the USB I/O and analog circuits. This supply powers the USB transceiver through SD3's internal voltage regulator. VBATT is internally regulated to 3.3 V.

**Note:** No specific power-up sequence required for SD3 power domains. Minimum power on reset time of 1 ms should be met and the power domains must be stable for SD3 operation.

#### **Power Modes**

SD3 supports the following power modes:

Normal mode: This is the full-functional operating mode. In this mode the internal CPU clock and the internal PLLs are enabled.

Normal operating power consumption does not exceed the sum of ICC\_CORE max and ICC\_USB max (see Table 8 on page 12 for current consumption specifications).

The I/O power supplies (S0VDDQ, S1VDDQ, VIO4, and VIO5) may be turned off when the corresponding interface is not in use. S2VDDQ cannot be turned off at any time if the S2-Port is used in the application.

- SD3 supports four low-power modes (see Table 6 on page 5):
  - ☐ Suspend mode with USB 3.0 PHY enabled (L1 mode)
  - □ Suspend mode with USB 3.0 PHY disabled (L2 mode)
  - Standby mode (L3 mode)
  - □ Core power-down mode (L4 mode)

Table 6. Entry and Exit Methods for Low-Power Modes

Low Power Mode	Characteristics	Methods of Entry	Methods of Exit
Suspend mode with USB 3.0 PHY Enabled (L1 mode)	■ The power consumption in this mode does not exceed ISB <sub>1</sub>	can put SD3 into suspend	■ D+ transitioning to low or high
	■ USB 3.0 PHY is enabled and is in U3 mode (one of the suspend modes defined by the	mode. For example, on USB suspend condition, firmware may decide to put SD3 into	■ D– transitioning to low or high
	USB 3.0 specification). This one block alone operates with its internal clock while all other clocks are shut down	suspend mode	■ Resume condition on SSRX +/-
	■ All I/Os maintain their previous state		■ Detection of VBUS
	■ Power supply for the wakeup source and core		■ Assertion of GPIO[17]
	power must be retained. All other power domains can be turned on/off individually		■ Assertion of RESET#
	■ The states of the configuration registers, buffer memory and all internal RAM are maintained		
	<ul> <li>All transactions must be completed before SD3 enters Suspend mode (state of outstanding transactions are not preserved)</li> </ul>		
	■ The firmware resumes operation from where it was suspended (except when woken up by RESET# assertion) because the program counter does not reset		



Table 6. Entry and Exit Methods for Low-Power Modes (continued)

Low Power Mode	Characteristics	Methods of Entry	Methods of Exit
Suspend mode with USB 3.0 PHY disabled (L2 mode)	<ul> <li>■ The power consumption in this mode does not exceed ISB<sub>2</sub></li> <li>■ USB 3.0 PHY is disabled and the USB interface is in suspend mode</li> <li>■ The clocks are shut off. The PLLs are disabled</li> <li>■ All I/Os maintain their previous state</li> <li>■ USB interface maintains the previous state</li> <li>■ Power supply for the wakeup source and core power must be retained. All other power domains can be turned on/off individually</li> <li>■ The states of the configuration registers, buffer memory, and all internal RAM are maintained</li> <li>■ All transactions must be completed before SD3 enters Suspend mode (state of outstanding transactions are not preserved)</li> <li>■ The firmware resumes operation from where it was suspended (except when woken up by RESET# assertion) because the program counter does not reset</li> </ul>	■ Firmware executing on the core can put SD3 into suspend mode. For example, on USB suspend condition, firmware may decide to put SD3 into suspend mode	<ul> <li>■ D+ transitioning to low or high</li> <li>■ D- transitioning to low or high</li> <li>■ Detection of VBUS</li> <li>■ Assertion of GPIO[17]</li> <li>■ Assertion of RESET#</li> </ul>
Standby Mode (L3 mode)	<ul> <li>■ The power consumption in this mode does not exceed ISB3</li> <li>■ All configuration register settings and program/data RAM contents are preserved. However, data in the buffers or other parts of the data path, if any, is not guaranteed. Therefore, the external processor should take care that needed data is read before putting SD3 into this Standby Mode</li> <li>■ The program counter is reset after waking up from Standby</li> <li>■ GPIO pins maintain their configuration</li> <li>■ Crystal oscillator is turned off</li> <li>■ Internal PLL is turned off</li> <li>■ USB transceiver is turned off</li> <li>■ Core is powered down. Upon wakeup, the core re-starts and runs the program stored in the program/data RAM</li> <li>■ Power supply for the wakeup source and core power must be retained. All other power domains can be turned on/off individually</li> </ul>	■ Firmware executing on the core or external processor configures the appropriate register	■ Detection of VBUS ■ Assertion of GPIO[17] ■ Assertion of RESET#
Core Power Down Mode (L4 mode)	<ul> <li>The power consumption in this mode does not exceed ISB<sub>4</sub></li> <li>Core power is turned off</li> <li>All buffer memory, configuration registers and the program RAM do not maintain state. It is necessary to reload the firmware on exiting from this mode</li> <li>In this mode, all other power domains can be turned on/off individually</li> </ul>	■ Turn off VDD	■ Reapply VDD ■ Assertion of RESET#

**Note:** The power consumption depends on how the SD3 IOs are utilized in the application. Refer to KBA85505 to estimate the current consumption by different power domains (VIO1–VIO5).



# **Configuration Fuse**

Fuse options are available for specific usage models. Contact Cypress Applications/Marketing for details.

# Digital I/Os

SD3 provides firmware controlled pull-up or pull-down resistors internally on all digital I/O pins. The pins can be pulled high through an internal  $50\text{-}k\Omega$  resistor or can be pulled low through an internal  $10\text{-}k\Omega$  resistor to prevent the pins from floating. The I/O pins may have the following states:

- Tristated (High-Z)
- Weak pull-up (through internal 50 k $\Omega$ )
- Pull down (through internal 10 kΩ)
- Hold (I/O hold its value) when in low power modes

All unused I/Os should be pulled high by using the internal pull-up resistors. All unused outputs should be left floating. All I/Os can be driven at full-strength, three-quarter strength, half-strength, or quarter-strength. These drive strengths are configured based on each interface.

## **EMI**

SD3 meets EMI requirements outlined by FCC 15B (USA) and EN55022 (Europe) for consumer electronics. SD3 can tolerate reasonable EMI, conducted by aggressor, outlined by these specifications and continue to function as expected.

# **System Level ESD**

SD3 has built-in ESD protection on the D+, D–, GND pins on the USB interface. The ESD protection levels provided on these ports are:

- ±2.2-KV human body model (HBM) based on JESD22-A114 Specification
- ±6-KV contact discharge and ±8-KV air gap discharge based on IEC61000-4-2 level 3A
- ±8-KV contact discharge and ±15-KV air gap discharge based on IEC61000-4-2 level 4C.

This protection ensures the device continues to function after ESD events up to the levels stated.

The SuperSpeed USB signals (SSRX+, SSRX-, SSTX+, SSTX-) and S0/S1\_INS have up to ±2.2 KV HBM internal ESD protection.

## **Pinout**

Figure 2. SD3 BGA Ball Map (Top View)

	1	2	3	4	5	6	7	8	9	10	11
Α	U3VSSQ	U3RXVDDQ	SSRXM	SSRXP	SSTXP	SSTXM	AVDD	VSS	DP	DM	NC
В	VIO4	FSLC[0]	R_USB3	FSLC[1]	U3TXVDDQ	CVDDQ	AVSS	vss	VSS	VDD	TRST#
С	GPIO[54]	GPIO[55]	VDD	GPIO[57]	RESET#	XTALIN	XTALOUT	R_USB2	OTG_ID	TDO	VIO5
D	GPIO[50]	GPIO[51]	GPIO[52]	GPIO[53]	GPIO[56]	CLKIN_32	CLKIN	VSS	I2C_GPI0[58]	I2C_GPIO[59]	NC
Е	GPI0[47]	VSS	S1VDDQ	GPIO[49]	GPIO[48]	FSLC[2]	TDI	TMS	VDD	VBATT	VBUS
F	SOVDDQ	GPIO[45]	GPIO[44]	GPIO[41]	GPIO[46]	TCK	GPIO[2]	GPIO[5]	GPIO[1]	GPIO[0]	VDD
G	VSS	GPIO[42]	GPIO[43]	GPIO[30]	GPIO[25]	GPIO[22]	GPIO[21]	GPIO[15]	GPIO[4]	GPIO[3]	VSS
Н	VDD	GPIO[39]	GPIO[40]	GPIO[31]	GPIO[29]	GPIO[26]	GPIO[20]	GPI0[24]	GPI0[7]	GPIO[6]	S2VDDQ
J	GPIO[38]	GPIO[36]	GPIO[37]	GPIO[34]	GPIO[28]	GPIO[16]	GPIO[19]	GPIO[14]	GPIO[9]	GPIO[8]	VDD
K	GPIO[35]	GPIO[33]	VSS	VSS	GPI0[27]	GPIO[23]	GPIO[18]	GPI0[17]	GPIO[13]	GPI0[12]	GPIO[10]
L	VSS	VSS	VSS	GPIO[32]	VDD	VSS	VDD	NC	S2VDDQ	GPIO[11]	VSS



# **Pin Description**

Table 7. Pin List

Pin No.	Power Domain	I/O	Name		Description					
			I I	S2-PORT (GPIO)						
F10	VI01	I/O	GPIO[0]		GPIO					
F9	VI01	I/O	GPIO[1]		GPIO					
F7	VI01	I/O	GPIO[2]		GPIO					
G10	VI01	I/O	GPIO[3]		GPIO					
G9	VI01	I/O	GPIO[4]		GPIO					
F8	VI01	I/O	GPIO[5]		GPIO					
H10	VI01	I/O	GPIO[6]		GPIO					
Н9	VI01	I/O	GPIO[7]		GPIO					
J10	VI01	I/O	GPIO[8]		GPIO					
J9	VI01	I/O	GPIO[9]		GPIO					
K11	VI01	I/O	GPIO[10]		GPIO					
L10	VI01	I/O	GPIO[11]		GPIO					
K10	VI01	I/O	GPIO[12]		GPIO					
K9	VI01	I/O	GPIO[13]		GPIO					
J8	VI01	I/O	GPIO[14]		GPIO					
G8	VI01	I/O	GPIO[15]	GPIO						
J6	VI01	I/O	GPIO[16]		GPIO					
K8	VI01	I/O	GPIO[17]		GPIO					
K7	VI01	I/O	GPIO[18]		GPIO					
J7	VI01	I/O	GPIO[19]		GPIO					
H7	VI01	I/O	GPIO[20]		GPIO					
G7	VI01	I/O	GPIO[21]		GPIO					
G6	VI01	I/O	GPI0[22]		GPIO					
K6	VI01	I/O	GPIO[23]		GPIO					
Н8	VI01	I/O	GPIO[24]		GPIO					
G5	VI01	I/O	GPIO[25]		GPIO					
H6	VI01	I/O	GPIO[26]		GPIO					
K5	VI01	I/O	GPIO[27]		GPIO					
J5	VI01	I/O	GPIO[28]		GPIO					
H5	VI01	I/O	GPIO[29]		GPIO					
G4	VI01	I/O	GPIO[30]		PMODE[0]					
H4	VI01	I/O	GPIO[31]		PMODE[1]					
L4	VI01	I/O	GPI0[32]	PMODE[2]						
L8			NC	No Connect						
C5 CVDDQ I RESET# Active Low. Hardware Reset.										
8b MMC Configuration SD+GPIO Configuration GPIO Co				<b>GPIO Configuration</b>						
K2	VI02	I/O	GPIO[33]	S0_SD0	S0_SD0	GPIO				
J4	VI02	I/O	GPIO[34]	S0_SD1	S0_SD1	GPIO				
K1	VI02	I/O	GPIO[35]	S0_SD2	S0_SD2	GPIO				



Table 7. Pin List(continued)

Pin No.	Power Domain	I/O	Name				Descrip	tion			
J2	VI02	I/O	GPIO[36]		S0_SD3		S0_SD3			GI	PIO
J3	VI02	I/O	GPIO[37]	S0_SD4			GPIO			GPIO	
J1	VI02	I/O	GPIO[38]		S0_SD5		GPIO			GPIO	
H2	VI02	I/O	GPIO[39]		S0_SD6			GPIO		GI	PIO
H3	VI02	I/O	GPIO[40]		S0_SD7			GPIO		GI	PIO
F4	VI02	I/O	GPIO[41]		S0_CMD			S0_CM	D	GI	PIO
G2	VI02	I/O	GPIO[42]		S0_CLK			S0_CL	K	GI	PIO
G3	VI02	I/O	GPIO[43]		S0_WP			S0_WI		GI	PIO
F3	VI02	I/O	GPIO[44]		S0S1_INS		;	SOS1_I	NS	GI	210
F2	VI02	I/O	GPIO[45]	MN	/IC0_RST_O	UT		GPIO		GI	PIO
				8b MMC	SD+UART	SD + SPI	SD + GPIO	GPIO	GPIO + UART + I2S	SD + I2S	UART + SPI + I2S
F5	VI03	I/O	GPIO[46]	S1_SD0	S1_SD0	S1_SD0	S1_SD0	GPIO	GPIO	S1_SD0	UART_ RTS
E1	VI03	I/O	GPIO[47]	S1_SD1	S1_SD1	S1_SD1	S1_SD1	GPIO	GPIO	S1_SD1	UART_ CTS
E5	VI03	I/O	GPIO[48]	S1_SD2	S1_SD2	S1_SD2	S1_SD2	GPIO	GPIO	S1_SD2	UART_TX
E4	VI03	I/O	GPIO[49]	S1_SD3	S1_SD3	S1_SD3	S1_SD3	GPIO	GPIO	S1_SD3	UART_RX
D1	VI03	I/O	GPIO[50]	S1_CMD	S1_CMD	S1_CMD	S1_CMD	GPIO	I2S_CLK	S1_CMD	I2S_CLK
D2	VI03	I/O	GPIO[51]	S1_CLK	S1_CLK	S1_CLK	S1_CLK	GPIO	I2S_SD	S1_CLK	I2S_SD
D3	VI03	I/O	GPIO[52]	S1_WP	S1_WP	S1_WP	S1_WP	GPIO	I2S_WS	S1_WP	I2S_WS
D4	VIO4	I/O	GPIO[53]	S1_SD4	UART_ RTS	SPI_SCK	GPIO	GPIO	UART_ RTS	GPIO	SPI_SCK
C1	VIO4	I/O	GPIO[54]	S1_SD5	UART_ CTS	SPI_SSN	GPIO	GPIO	UART_CT S	I2S_CLK	SPI_SSN
C2	VIO4	I/O	GPIO[55]	S1_SD6	UART_TX	SPI_MISO	GPIO	GPIO	UART_TX	I2S_SD	SPI_MISO
D5	VIO4	I/O	GPIO[56]	S1_SD7	UART_RX	SPI_MOSI	GPIO	GPIO	UART_RX	I2S_WS	SPI_MOSI
C4	VIO4	I/O	GPIO[57]	MMC1_ RST_OUT	GPIO	GPIO	GPIO	GPIO	I2S_MCLK	I2S_ MCLK	I2S_MCLK
C9			NC				No Con				
A3	U3RXVDDQ	ı	SSRXM				SuperSpee				
A4	U3RXVDDQ	ı	SSRXP				SuperSpe				
A6	U3TXVDDQ	0	SSTXM				SuperSpee				
A5	U3TXVDDQ	0	SSTXP			USB 3.0	SuperSpe	ed Trans	smit Plus		
A9	VBATT/ VBUS	I/O	D+			US	B (HS/FS)	Data Pl	us		
A10	VBATT/ VBUS	I/O	D-	USB (HS/FS) Data Minus							
A11	-	<u> </u>	NC	No Connect							
B2	CVDDQ	I	FSLC[0]	FSLC[0]							
C6	AVDD	I/O	XTALIN	XTALIN							
C7	AVDD	I/O	XTALOUT				XTALC				
B4	CVDDQ	I	FSLC[1]				FSLC	• •			
E6	CVDDQ	I	FSLC[2]				FSLC	[2]			



Table 7. Pin List(continued)

Pin No.	Power Domain	I/O	Name	Description
D7	CVDDQ	I	CLKIN	CLKIN
D6	CVDDQ	I	CLKIN_3	CLKIN_32
D9	VIO5	I/O	I <sup>2</sup> C_ GPIO[58]	SCL (Serial Clock) for I <sup>2</sup> C Bus Interface
D10	VIO5	I/O	I <sup>2</sup> C_ GPIO[59]	SDA (Serial Data) for I <sup>2</sup> C Bus Interface
E7	VIO5	I	TDI	TDI
C10	VIO5	0	TDO	TDO
B11	VIO5	I	TRST#	TRST#
E8	VIO5	I	TMS	TMS
F6	VIO5	Ι	TCK	TCK
D11	VIO5	0	O[60]	GPIO
E10		PWR	VBATT	
B10		PWR	VDD	
A1		PWR	U3VSSQ	
E11		PWR	VBUS	
D8		PWR	VSS	
H11		PWR	S2VDDQ	
E2		PWR	VSS	
L9		PWR	S2VDDQ	
G1		PWR	VSS	
F1		PWR	SOVDDQ	
G11		PWR	VSS	
E3		PWR	S1VDDQ	
L1		PWR	VSS	
В1		PWR	VIO4	
L6		PWR	VSS	
В6		PWR	CVDDQ	
B5		PWR	U3TXVD DQ	
A2		PWR	U3RXVD DQ	
C11		PWR	VIO5	
L11		PWR	VSS	
Α7		PWR	AVDD	
В7		PWR	AVSS	
C3		PWR	VDD	
В8		PWR	VSS	
E9		PWR	VDD	
В9		PWR	VSS	
F11		PWR	VDD	
H1		PWR	VDD	
L7		PWR	VDD	
		l	1	



# Table 7. Pin List(continued)

Pin No.	Power Domain	I/O	Name	Description
J11		PWR	VDD	
L5		PWR	VDD	
K4		PWR	VSS	
L3		PWR	VSS	
K3		PWR	VSS	
L2		PWR	VSS	
A8		PWR	VSS	
	•			Precision Resistors
C8	VBUS/ VBATT	I/O	R_usb2	Precision resistor for USB 2.0 (Connect a 6.04 k $\Omega$ +/-1% resistor between this pin and GND)
В3	U3TXVDDQ	I/O	R_usb3	Precision resistor for USB 3.0 (Connect a 200 $\Omega$ +/-1% resistor between this pin and GND)



# **Electrical Specifications**

## **Absolute Maximum Ratings**

Exceeding maximum ratings may shorten the useful life of the device.

device.	
Storage temperature	–65 °C to +150 °C
Ambient temperature with power supplied (Industrial)	. –40 °C to +85 °C
Supply voltage to ground potential	
V <sub>DD</sub> , A <sub>VDDQ</sub>	1.25 V
$S2_{VDDQ}, S1_{VDDQ},  S0_{VDDQ},  V_{IO4},  V_{IO5} \; \ldots .$	3.6 V
U3TX <sub>VDDQ</sub> , U3RX <sub>VDDQ</sub>	1.25 V
DC input voltage to any input pin	VCC + 0.3
DC voltage applied to outputs in High Z State	VCC + 0.3
(VCC is the corresponding I/O voltage)	

(VCC is the corresponding I/O voltage)

Static discharge voltage ESD protection levels:

■ ±2.2-KV human body model (HBM) based on JESD22-A114

- Additional ESD Protection levels on D+, D–, VBUS, GND pins U-port and GPIO pins LPP-Port
- ±6-KV contact discharge, ±8-KV air gap discharge based on IEC61000-4-2 level 3A, ±8-KV contact discharge, and ±15-KV air gap discharge based on IEC61000-4-2 level 4C

Latch-up current	> 200 mA
Maximum output short circuit current	
for all I/O configurations. (Vout = 0 V)	. –100 mA

## **Operating Conditions**

TA (ambient temperature under bias) Industrial	–40 °C to +85 °C
V <sub>DD</sub> , A <sub>VDDQ</sub> , U3TX <sub>VDDQ</sub> , U3RX <sub>VDDQ</sub> supply voltage	1.15 V to 1.25 V
V <sub>BATT</sub> supply voltage	3.2 V to 6 V
$S2_{VDDQ},S1_{VDDQ},S0_{VDDQ},V_{IO4},C_{VDDQ}$ supply voltage	1.7 V to 3.6 V
V <sub>IO5</sub> supply voltage	1.15 V to 3.6 V

## **DC Specifications**

# Table 8. DC Specifications

Parameter	Description	Min	Max	Units	Notes
$V_{DD}$	Core voltage supply	1.15	1.25	V	1.2-V typical
A <sub>VDD</sub>	Analog voltage supply	1.15	1.25	V	1.2-V typical
S0 <sub>VDDQ</sub>	SD/ MMC/ CF I/O power supply domain	1.7	3.6	V	1.8-, 2.5-, and 3.3-V typical
S1 <sub>VDDQ</sub>	SD/MMC I/O power supply domain	1.7	3.6	V	1.8-, 2.5-, and 3.3-V typical
S2 <sub>VDDQ</sub>	GPIO/ CF I/O power supply domain	1.7	3.6	V	1.8-, 2.5-, and 3.3-V typical
$V_{IO4}$	GPIO/ I/O power supply domain	1.7	3.6	V	1.8-, 2.5-, and 3.3-V typical
$V_{BATT}$	USB voltage supply	3.2	6	V	3.7-V typical
V <sub>BUS</sub>	USB voltage supply	4.0	6	V	5-V typical
U3TX <sub>VDDQ</sub>	USB 3.0 1.2-V supply	1.15	1.25	V	1.2-V typical. A 22-µF bypass capacitor is required on this power supply.
U3RX <sub>VDDQ</sub>	USB 3.0 1.2-V supply	1.15	1.25	V	1.2-V typical. A 22-µF bypass capacitor is required on this power supply.
C <sub>VDDQ</sub>	Clock voltage supply	1.7	3.6	V	1.8-, 3.3-V typical
$V_{IO5}$	I <sup>2</sup> C voltage supply	1.2	3.3	V	1.2-,1.8-, 2.5-, and 3.3-V typical
V <sub>IH1</sub>	Input HIGH voltage 1	0.625 × VCC	VCC + 0.3	V	For 2.0 V $\leq$ V <sub>CC</sub> $\leq$ 3.6 V (except USB port).VCC is the corresponding I/O voltage supply.
V <sub>IH2</sub>	Input HIGH voltage 2	VCC - 0.4	VCC + 0.3	V	For 1.7 V $\leq$ V <sub>CC</sub> $\leq$ 2.0 V (except USB port). VCC is the corresponding I/O voltage supply.
V <sub>IL</sub>	Input LOW voltage	-0.3	0.25 × VCC	V	VCC is the corresponding I/O voltage supply.
V <sub>OH</sub>	Output HIGH voltage	0.9 × VCC	-	V	$I_{OH}$ (max) = -100 μA tested at quarter drive strength. VCC is the corresponding I/O voltage supply. Refer to Table 9 on page 14 for values of $I_{OH}$ at various drive strength and $V_{CC}$ .

Document Number: 001-55190 Rev. \*N



Table 8. DC Specifications(continued)

Parameter	Description	Min	Max	Units	Notes
V <sub>OL</sub>	Output LOW voltage	-	0.1 × VCC	V	$I_{OL}$ (min) = +100 μA tested at quarter drive strength. VCC is the corresponding I/O voltage supply. Refer to Table 9 on page 14 for values of $I_{OL}$ at various drive strength and $V_{CC}$ .
I <sub>IX</sub>	Input leakage current for all pins except SSTXP/SSXM/SSRXP/SSRXM	-1	1	μA	All I/O signals held at V <sub>DDQ</sub> (For I/Os that have a pull-up/down resistor connected, the leakage current increases by V <sub>DDQ</sub> /R <sub>pu</sub> or V <sub>DDQ</sub> /R <sub>PD</sub>
I <sub>OZ</sub>	Output High-Z leakage current for all pins except SSTXP/SSXM/SSRXP/SSRXM	<b>-1</b>	1	μA	All I/O signals held at VDDQ
I <sub>CC</sub> Core	Core and Analog Voltage Operating Current	-	200	mA	Total current through AVDD, VDD
I <sub>CC</sub> USB	USB voltage supply operating current	_	60	mA	
I <sub>SB1</sub>	Total suspend current during Suspend Mode with USB 3.0 PHY enabled (L1 mode)	-	_	mA	Core current: 1.5 mA I/O current: 20 µA USB current: 2 mA For typical PVT (Typical silicon, all power supplies at their respective nominal levels at 25 °C.)
I <sub>SB2</sub>	Total suspend current during Suspend Mode with USB 3.0 PHYdisabled (L2 mode)	-	-	mA	Core current: 250 µA I/O current: 20 µA USB current: 1.2 mA For typical PVT (Typical silicon, all power supplies at their respective nominal levels at 25 °C.)
I <sub>SB3</sub>	Total Standby Current during Standby Mode (L3 mode)	-	-	μА	Core current: 60 μA I/O current: 20 μA USB current: 40 μA For typical PVT (Typical silicon, all power supplies at their respective nominal levels at 25 °C.)
I <sub>SB4</sub>	Total Standby Current during Core Power Down Mode (L4 mode)	-	_	μА	Core current: 0 μA I/O current: 20 μA USB current: 40 μA For typical PVT (Typical silicon, all power supplies at their respective nominal levels at 25 °C.)
V <sub>RAMP</sub>	Voltage Ramp Rate on Core and I/O Supplies	0.2	50	V/ms	Voltage ramp must be monotonic
V <sub>N</sub>	Noise Level Permitted on VDD and I/O Supplies	-	100	mV	Max p-p noise level permitted on all supplies except $A_{VDD}$
V <sub>N_AVDD</sub>	Noise Level Permitted on AVDD Supply	-	20	mV	Max p-p noise level permitted on A <sub>VDD</sub>



Table 9.  $\,I_{OH}/I_{OL}\,$  values for different drive strength and  $\,V_{DDIO}\,$  values

V <sub>DDIO</sub> (V)	V <sub>OH</sub> (V)	V <sub>OL</sub> (V)	Drive Strength	I <sub>OH max</sub> (mA)	I <sub>OL min</sub> (mA)
1.7	1.53	0.17	Quarter	1.02	2.21
			Half	1.51	3.28
			Three-Quarters	1.83	3.85
			Full	2.28	4.73
2.5	2.25	0.25	Quarter	5.03	3.96
			Half	7.38	5.84
			Three-Quarters	8.89	6.89
			Full	11.07	8.61
3.6	3.24	0.36	Quarter	7.80	5.74
			Half	11.36	8.64
			Three-Quarters	13.64	10.15
			Full	16.92	12.67

# **Thermal Characteristics**

**Table 10. Thermal Characteristics** 

Parameter	Description	Value	Unit
T <sub>J MAX</sub>	Maximum Junction Temperature	125	°C
$\Theta_{JA}$	Thermal resistance (junction to ambient)	34.66	°C/W
$\Theta_{JB}$	Thermal resistance (junction to board)	27.03	°C/W
$\Theta_{\sf JC}$	Thermal resistance (junction to case)	13.57	°C/W



# **AC Timing Parameters**

# **Storage Port Timing**

The S0-Port and S1-Port support the MMC Specification Version 4.4 and SD Specification Version 3.0.

Table 11 lists the timing parameters for S0-Port and S1-Port of SD3.

Table 11. S-Port Timing Parameters<sup>[2]</sup>

Parameter	Description	Min	Max	Units
	MMC-20			
tSDIS CMD	Host input setup time for CMD	4.8	_	ns
tSDIS DAT	Host input setup time for DAT	4.8	_	ns
tSDIH CMD	Host input hold time for CMD	4.4	_	ns
tSDIH DAT	Host input hold time for DAT	4.4	_	ns
tSDOS CMD	Host output setup time for CMD	5	_	ns
tSDOS DAT	Host output setup time for DAT	5	_	ns
tSDOH CMD	Host output hold time for CMD	5	_	ns
tSDOH DAT	Host output hold time for DAT	5	_	ns
tSCLKR	Clock rise time	_	2	ns
tSCLKF	Clock fall time	_	2	ns
tSDCK	Clock cycle time	50	_	ns
SDFREQ	Clock frequency		20	MHz
tSDCLKOD	Clock duty cycle	40	60	%
	MMC-26			
tSDIS CMD	Host input setup time for CMD	10	_	ns
tSDIS DAT	Host input setup time for DAT	10	_	ns
tSDIH CMD	Host input hold time for CMD	9	_	ns
tSDIH DAT	Host input hold time for DAT	9	_	ns
tSDOS CMD	Host output setup time for CMD	3	_	ns
tSDOS DAT	Host output setup time for DAT	3	_	ns
tSDOH CMD	Host output hold time for CMD	3	_	ns
tSDOH DAT	Host output hold time for DAT	3	_	ns
tSCLKR	Clock rise time	-	2	ns
tSCLKF	Clock fall time	-	2	ns
tSDCK	Clock cycle time	38.5	_	ns
SDFREQ	Clock frequency		26	MHz
tSDCLKOD	Clock duty cycle	40	60	%
	MC-HS			
tSDIS CMD	Host input setup time for CMD	4	_	ns
tSDIS DAT	Host input setup time for DAT	4	_	ns
tSDIH CMD	Host input hold time for CMD	3	_	ns
tSDIH DAT	Host input hold time for DAT	3	_	ns
tSDOS CMD	Host output setup time for CMD	3	_	ns
tSDOS DAT	Host output setup time for DAT	3	_	ns



Table 11. S-Port Timing Parameters<sup>[2]</sup> (continued)

Parameter	Description	Min	Max	Units
tSDOH CMD	Host output hold time for CMD	3	_	ns
tSDOH DAT	Host output hold time for DAT	3	_	ns
tSCLKR	Clock rise time	_	2	ns
tSCLKF	Clock fall time	_	2	ns
tSDCK	Clock cycle time	19.2	_	ns
SDFREQ	Clock frequency	_	52	MHz
tSDCLKOD	Clock duty cycle	40	60	%
	MMC-DDR52			
tSDIS CMD	Host input setup time for CMD	4	_	ns
tSDIS DAT	Host input setup time for DAT	0.56	_	ns
SDIH CMD	Host input hold time for CMD	3	_	ns
tSDIH DAT	Host input hold time for DAT	2.58	_	ns
tSDOS CMD	Host output setup time for CMD	3	_	ns
SDOS DAT	Host output setup time for DAT	2.5	_	ns
SDOH CMD	Host output hold time for CMD	3	_	ns
SDOH DAT	Host output hold time for DAT	2.5	_	ns
SCLKR	Clock rise time	_	2	ns
SCLKF	Clock fall time	_	2	ns
SDCK	Clock cycle time	19.2	_	ns
SDFREQ	Clock frequency		52	MHz
tSDCLKOD	Clock duty cycle	45	55	%
	SD-Default Speed (\$	SDR12)		1
SDIS CMD	Host input setup time for CMD	24	_	ns
SDIS DAT	Host input setup time for DAT	24	_	ns
SDIH CMD	Host input hold time for CMD	2.5	_	ns
SDIH DAT	Host input hold time for DAT	2.5	_	ns
SDOS CMD	Host output setup time for CMD	5	_	ns
SDOS DAT	Host output setup time for DAT	5	_	ns
SDOH CMD	Host output hold time for CMD	5	_	ns
SDOH DAT	Host output hold time for DAT	5	_	ns
SCLKR	Clock rise time	_	2	ns
tSCLKF	Clock fall time	_	2	ns
SDCK	Clock cycle time	40	_	ns
SDFREQ	Clock frequency		25	MHz
tSDCLKOD	Clock duty cycle	40	60	%
	SD-High-Speed(SI	DR25)		•
tSDIS CMD	Host input setup time for CMD	4	_	ns
tSDIS DAT	Host input setup time for DAT	4	_	ns
tSDIH CMD	Host input hold time for CMD	2.5	_	ns
tSDIH DAT	Host input hold time for DAT	2.5	_	ns



**Table 11. S-Port Timing Parameters**<sup>[2]</sup> (continued)

Parameter	Description	Min	Max	Units
tSDOS CMD	Host output setup time for CMD	6	_	ns
tSDOS DAT	Host output setup time for DAT	6	_	ns
tSDOH CMD	Host output hold time for CMD	2	_	ns
tSDOH DAT	Host output hold time for DAT	2	_	ns
tSCLKR	Clock rise time	_	2	ns
tSCLKF	Clock fall time	_	2	ns
tSDCK	Clock cycle time	20	_	ns
SDFREQ	Clock frequency	_	50	MHz
tSDCLKOD	Clock duty cycle	40	60	%
	SD-SDR50	1		1
tSDIS CMD	Host input setup time for CMD	1.5	_	ns
tSDIS DAT	Host input setup time for DAT	1.5	_	ns
tSDIH CMD	Host input hold time for CMD	2.5	_	ns
tSDIH DAT	Host input hold time for DAT	2.5	_	ns
tSDOS CMD	Host output setup time for CMD	3	_	ns
tSDOS DAT	Host output setup time for DAT	3	_	ns
tSDOH CMD	Host output hold time for CMD	0.8	_	ns
tSDOH DAT	Host output hold time for DAT	0.8	_	ns
tSCLKR	Clock rise time	_	2	ns
tSCLKF	Clock fall time	_	2	ns
tSDCK	Clock cycle time	10	_	ns
SDFREQ	Clock frequency		100	MHz
tSDCLKOD	Clock duty cycle	40	60	%
	SD-DDR50	-		1
tSDIS CMD	Host input setup time for CMD	4	_	ns
tSDIS DAT	Host input setup time for DAT	0.92	_	ns
tSDIH CMD	Host input hold time for CMD	2.5	_	ns
tSDIH DAT	Host input hold time for DAT	2.5	_	ns
tSDOS CMD	Host output setup time for CMD	6	_	ns
tSDOS DAT	Host output setup time for DAT	3	_	ns
tSDOH CMD	Host output hold time for CMD	0.8	_	ns
tSDOH DAT	Host output hold time for DAT	0.8	-	ns
tSCLKR	Clock rise time	_	2	ns
tSCLKF	Clock fall time	_	2	ns
tSDCK	Clock cycle time	20	_	ns
SDFREQ	Clock frequency		50	MHz
tSDCLKOD	Clock duty cycle	45	55	%

Note
2. All parameters guaranteed by design and validated through characterization.



# I<sup>2</sup>C Interface Timing

I<sup>2</sup>C Timing

Figure 3. I<sup>2</sup>C Timing Definition




Table 12. I<sup>2</sup>C Timing Parameters<sup>[3]</sup>

Parameter	Description	Min	Max	Units
	I <sup>2</sup> C Standard Mode Parameters			
fSCL	SCL clock frequency	0	100	kHz
tHD:STA	Hold time START condition	4	_	μs
tLOW	LOW period of the SCL	4.7	_	μs
tHIGH	HIGH period of the SCL	4	_	μs
tSU:STA	Setup time for a repeated START condition	4.7	_	μs
tHD:DAT	Data hold time	0	_	μs
tSU:DAT	Data setup time	250	_	ns
tr	Rise time of both SDA and SCL signals	_	1000	ns
tf	Fall time of both SDA and SCL signals	_	300	ns
tSU:STO	Setup time for STOP condition	4	-	μs
tBUF	Bus free time between a STOP and START condition	4.7	-	μs
tVD:DAT	Data valid time – 3		3.45	μs
tVD:ACK	Data valid ACK – 3.45		3.45	μs
tSP	Pulse width of spikes that must be suppressed by input filter	n/a	n/a	_

#### Note

All parameters guaranteed by design and validated through characterization.



Table 12. I<sup>2</sup>C Timing Parameters<sup>[3]</sup> (continued)

Parameter	Description	Min	Max	Units
	I <sup>2</sup> C Fast Mode Parameters	<u>'</u>	•	
fSCL	SCL clock frequency	0	400	kHz
tHD:STA	Hold time START condition	0.6	_	μs
tLOW	LOW period of the SCL	1.3	_	μs
tHIGH	HIGH period of the SCL	0.6	_	μs
tSU:STA	Setup time for a repeated START condition	0.6	_	μs
tHD:DAT	Data hold time	0	_	μs
tSU:DAT	Data setup time	100	_	ns
tr	Rise time of both SDA and SCL signals	_	300	ns
tf	Fall time of both SDA and SCL signals	_	300	ns
tSU:STO	Setup time for STOP condition	0.6	_	μs
tBUF	Bus-free time between a STOP and START condition	1.3	_	μs
tVD:DAT	Data valid time	_	0.9	μs
tVD:ACK	Data valid ACK	_	0.9	μs
tSP	Pulse width of spikes that must be suppressed by input filter	0	50	ns
	I <sup>2</sup> C Fast Mode Plus Parameters (Not supported at I2C_VDD	Q = 1.2V)	•	
fSCL	SCL clock frequency	0	1000	kHz
tHD:STA	Hold time START condition	0.26	_	μs
tLOW	LOW period of the SCL	0.5	_	μs
tHIGH	HIGH period of the SCL	0.26	_	μs
tSU:STA	Setup time for a repeated START condition	0.26	_	μs
tHD:DAT	Data hold time	0	_	μs
tSU:DAT	Data setup time	50	_	μs
tr	Rise time of both SDA and SCL signals	_	120	ns
tf	Fall time of both SDA and SCL signals	_	120	ns
tSU:STO	Setup time for STOP condition	0.26	_	μs
tBUF	Bus free time between a STOP and START condition	0.5	_	μs
tVD:DAT	Data valid time	_	0.45	μs
tVD:ACK	Data valid ACK	_	0.55	μs
tSP	Pulse width of spikes that must be suppressed by input filter	0	50	ns



*I*<sup>2</sup>S Timing Diagram

Figure 4. I<sup>2</sup>S Transmit Cycle




Table 13. I<sup>2</sup>S Timing Parameters<sup>[4]</sup>


Parameter	Description	Min	Max	Units	
tT	I <sup>2</sup> S transmitter clock cycle	Ttr	_	ns	
tTL	I <sup>2</sup> S transmitter cycle LOW period	ransmitter cycle LOW period 0.35 Ttr –			
tTH	I <sup>2</sup> S transmitter cycle HIGH period	0.35 Ttr	_	ns	
tTR	I <sup>2</sup> S transmitter rise time	_	0.15 Ttr	ns	
tTF	I <sup>2</sup> S transmitter fall time	_	0.15 Ttr	ns	
tThd	I <sup>2</sup> S transmitter data hold time	0	_	ns	
tTd	I <sup>2</sup> S transmitter delay time – 0.8tT ns				
Note tT is select	ctable through clock gears. Max Ttr is designed for 96-kHz codec at 32 bits	s to be 326 ns (	3.072 MHz).	•	

Note
4. All parameters guaranteed by design and validated through characterization.




# SPI Timing Specification

Figure 5. SPI Timing



# SPI Master Timing for CPHA = 0



**SPI Master Timing for CPHA = 1** 



Table 14. SPI Timing Parameters<sup>[5]</sup>

Parameter	Description	Min	Max	Units
fop	Operating frequency	0	33	MHz
tsck	Cycle time	30	_	ns
twsck	Clock high/low time	13.5	_	ns
tlead	SSN-SCK lead time	1/2 tsck <sup>[6</sup> ]-5	1.5 tsck <sup>[6]</sup> + 5	ns
tlag	Enable lag time	0.5	1.5 tsck <sup>[6]</sup> +5	ns
trf	Rise/fall time	_	8	ns
tsdd	Output SSN to valid data delay time	_	5	ns
tdv	Output data valid time	_	5	ns
tdi	Output data invalid	0	_	ns
tssnh	Minimum SSN high time	10	_	ns
tsdi	Data setup time input	8	_	ns
thoi	Data hold time input	0	_	ns
tdis	Disable data output on SSN high	0	_	ns

### Notes

<sup>5.</sup> All parameters guaranteed by design and validated through characterization.6. Depends on LAG and LEAD setting in the SPI\_CONFIG register.




# **Reset Sequence**

Table 15 provides the hard reset sequence requirements for SD3.

Table 15. Reset and Standby Timing Parameters

Parameter	Definition	Conditions	Min (ms)	Max (ms)
tRPW	RPW Minimum RESET# pulse width		1	_
		Crystal Input	1	_
tRH	Minimum high on RESET#	-	5	_
tRR Reset Recovery Time (after which Boot loader be		Clock Input	1	_
	firmware download)	Crystal Input	5	
tSBY	Time to enter Standby/Suspend (from the time MAIN_CLOCK_EN/ MAIN_POWER_EN bit is set)	_	_	1
tWU	Time to wakeup from standby	Clock Input	1	_
		Crystal Input	5	_
tWH	Minimum time before Standby/Suspend source may be reasserted	-	5	-


Figure 6. Reset Sequence





# **Package Diagrams**

Figure 7. 121-ball FBGA (10 × 10 × 1.20 mm) Package Outline, 001-54471



0.4.50		DIMENSIONS		
SYMBOL	MIN.	NOM.	MAX.	
Α	-	1.20		
A1	0.15	-	-	
D		10.00 BSC		
E		10.00 BSC		
D1		8.00 BSC		
E1		8.00 BSC		
MD	11			
ME		11		
N		121		
Øb	0.25 0.30 0.35			
eD	0.80 BSC			
eE	0.80 BSC			
SD	0.00			
SE	0.00			

#### NOTES:

- 1. ALL DIMENSIONS ARE IN MILLIMETERS.
- 2. SOLDER BALL POSITION DESIGNATION PER JEP95, SECTION 3, SPP-020.
- 3. "e" REPRESENTS THE SOLDER BALL GRID PITCH.
- 4. SYMBOL "MD" IS THE BALL MATRIX SIZE IN THE "D" DIRECTION.

  SYMBOL "ME" IS THE BALL MATRIX SIZE IN THE "E" DIRECTION.

  N IS THE NUMBER OF POPULATED SOLDER BALL POSITIONS FOR MATRIX SIZE MD X ME.
- ⚠ DIMENSION "b" IS MEASURED AT THE MAXIMUM BALL DIAMETER IN A PLANE PARALLEL TO DATUM C.
- \_\_\_\_\_\_SD" AND "SE" ARE MEASURED WITH RESPECT TO DATUMS A AND B AND DEFINE THE POSITION OF THE CENTER SOLDER BALL IN THE OUTER ROW.

  WHEN THERE IS AN ODD NUMBER OF SOLDER BALLS IN THE OUTER ROW,
  "SD" OR "SE" = 0.
  - WHEN THERE IS AN EVEN NUMBER OF SOLDER BALLS IN THE OUTER ROW, "SD" = eD/2 AND "SE" = eE/2.
- A1 CORNER TO BE IDENTIFIED BY CHAMFER, LASER OR INK MARK METALIZED MARK, INDENTATION OR OTHER MEANS.
- 8. "+" INDICATES THE THEORETICAL CENTER OF DEPOPULATED SOLDER BALLS.

001-54471 \*F




# **Ordering Information**

**Table 16. Ordering Information** 

Ordering Code	SD/eMMC SDIO Ports	SRAM (KB)	Package Type
CYUSB3025-BZXI	2	512	121-ball BGA

# **Ordering Code Definitions**





# **Acronyms**

Table 17. Acronyms Used in this Document

Acronym	Description		
BGA	ball grid array		
MMC	nultimedia card		
PLL	phase locked loop		
SD	secure digital		
SDIO	secure digital input / output		
SLC	single-level cell		
USB	universal serial bus		

# **Document Conventions**

# **Units of Measure**

Table 18. Units of Measure

Symbol	Unit of Measure
°C	degree Celsius
MBps	Megabytes per second
MHz	mega hertz
μA	microamperes
μs	microseconds
mA	milliamperes
ms	milliseconds
ns	nanoseconds
Ω	ohms
pF	pico Farad
V	volts



# **Errata**

This section describes the errata for the SD3 CYUSB3025-BZXI. Details include errata trigger conditions, scope of impact, available workarounds, and silicon revision applicability. Compare this document to the device's datasheet for a complete functional description. Contact your local Cypress Sales Representative if you have questions.

#### **Part Numbers Affected**

Part Number	Device Characteristics
CYUSB3025-BZXI	All Variants

# SD3 USB and Mass Storage Peripheral Controller Qualification Status

Product Status: Sampling

### SD3 USB and Mass Storage Peripheral Controller Errata Summary

The following table defines the errata applicability to available SD3 USB and Mass Storage Peripheral Controller family devices.

Items	Part Number	Silicon Revision	Fix Status
Turning off VIO1 during Normal, Suspend, and Standby modes causes the SD3 to stop working.	CYUSB3025-BZXI	All	Workaround provided
<ol><li>USB enumeration failure in USB boot mode when SD3 is self-powered.</li></ol>	CYUSB3025-BZXI	All	Workaround provided
3. Bus collision is seen when the I2C block is used as a master in the I2C Multi-master configuration.	CYUSB3025-BZXI	All	Use SD3 in single-master configuration
4. Low Power U1 Fast-Exit Issue with USB3.0 host controller.	CYUSB3025-BZXI	All	Workaround provided
<ol><li>USB data corruption when operating on hosts with poor link quality.</li></ol>	CYUSB3025-BZXI	All	Workaround provided
<ol><li>Device treats Rx Detect sequence from the USB 3.0 host as a valid U1 exit LFPS burst.</li></ol>	CYUSB3025-BZXI	All	Workaround provided
7. I2C Data Valid (tVD:DAT) specification violation at 400 kHz with a 40/60 duty cycle.	CYUSB3025-BZXI	All	No workaround needed
<ol><li>SD3 Device does not respond correctly to Port Capability Request from Host after multiple power cycles.</li></ol>	CYUSB3025-BZXI	All	Workaround provided

#### 1. Turning off VIO1 during Normal, Suspend, and Standby modes causes the SD3 to stop working.

#### **■**Problem Definition

Turning off the VIO1 during Normal, Suspend, and Standby modes will cause the SD3 to stop working.

#### **■**Parameters Affected

N/A

#### **■Trigger Conditions**

This condition is triggered when the VIO1 is turned off during Normal, Suspend, and Standby modes.

#### ■Scope Of Impact

SD3 stops working.

#### **■**Workaround

VIO1 must stay on during Normal, Suspend, and Standby modes.

### ■Fix Status

No fix. Workaround is required.



### 2. USB enumeration failure in USB boot mode when SD3 is self-powered.

#### **■**Problem Definition

When SD3 is self-powered and not connected to the USB host, it enters low-power mode and does not wake up when connected to USB host afterwards. This is because the bootloader does not check the VBUS pin on the connector to detect USB connection. It expects that the USB bus is connected to the host when it is powered on.

#### **■**Parameters Affected

N/A

#### **■Trigger Conditions**

This condition is triggered when SD3 is self-powered in USB boot mode.

## **■**Scope Of Impact

Device does not enumerate.

#### **■**Workaround

Reset the device after connecting to USB host.

#### **■Fix Status**

No fix. Workaround is required.

## 3. Bus collision is seen when the I<sup>2</sup>C block is used as a master in the I<sup>2</sup>C Multi-master configuration.

## **■**Problem Definition

When SD3 is used as a master in the I<sup>2</sup>C multi-master configuration, there can be occasional bus collisions.

#### **■**Parameters Affected

NA

### **■**Trigger Conditions

This condition is triggered only when the SD3 I<sup>2</sup>C block operates in Multi-master configuration.

#### **■**Scope Of Impact

The SD3 I<sup>2</sup>C block can transmit data when the I<sup>2</sup>C bus is not idle leading to bus collision.

#### ■Workaround

Use SD3 as a single master.

#### **■Fix Status**

No fix.

#### 4. Low Power U1 Fast-Exit Issue with USB3.0 host controller.

#### **■**Problem Definition

When SD3 device transitions from Low power U1 state to U0 state within 5 µs after entering U1 state, the device sometimes fails to transition back to U0 state, resulting in USB Reset.

#### ■Parameters Affected

NA

# ■Trigger Conditions

This condition is triggered during low power transition mode.

### **■**Scope Of Impact

Unexpected USB warm reset during data transfer.

#### ■Workaround

This problem can be worked around in the FW by disabling LPM (Link Power Management) during data transfer.

#### **■Fix Status**

FW workaround is proven and reliable.



#### 5. USB data corruption when operating on hosts with poor link quality.

#### **■**Problem Definition

If SD3 is operating on a USB 3.0 link with poor signal quality, the device could send corrupted data on any of the IN endpoints (including the control endpoint).

#### ■Parameters Affected

NA

#### **■**Trigger Conditions

This condition is triggered when the USB3.0 link signal quality is very poor.

#### ■Scope Of Impact

Data corruption in any of the IN endpoints (including the control endpoint).

#### ■Workaround

The application firmware should perform an error recovery by stalling the endpoint on receiving CYU3P\_USBEPSS\_RESET\_EVT event, and then stop and restart DMA path when the CLEAR\_FEATURE request is received.

Note: SDK versions 1.3.3 and above internally manages the DMA transfers and performs the endpoint reset when potential error conditions are seen. For more details in application firmware, please refer to GpiftoUsb example available with SDK.

#### **■Fix Status**

FW Work-around is proven and reliable.

#### 6. Device treats Rx Detect sequence from the USB 3.0 host as a valid U1 exit LFPS burst.

#### **■**Problem Definition

The USB 3.0 PHY in the SD3 device uses an electrical idle detector to determine whether LFPS is being received. The duration for which the receiver does not see an electrical idle condition is timed to detect various LFPS bursts. This implementation causes the device to treat an Rx Detect sequence from the USB host as a valid U1 exit LFPS burst.

#### **■**Parameters Affected

NA

#### **■Trigger Conditions**

This condition is triggered when the USB host is initiating an Rx Detect sequence while the USB 3.0 Link State Machine on the SD3 is in the U1 state. Since the host will only perform Rx Detect sequence in the RX Detect and U2 states, the error condition is seen only in cases where the USB link on the host has moved into the U2 state while the link on SD3 is in the U1 state.

#### ■Scope Of Impact

SD3 moves into Recovery prematurely leading to a Recovery failure followed by Warm Reset and USB re-enumeration. This sequence can repeat multiple times resulting in data transfer failures.

#### ■Workaround

SD3 can be configured to transition from U1 to U2 a few microseconds before the host does so. This will ensure that the link will be in U2 on the device side before the host attempts any Rx Detect sequence; thereby preventing a false detection of U1 exit.

#### ■Fix Status

Workaround is implemented in FX3 SDK library 1.3.4 and above.



# 7. I<sup>2</sup>C Data Valid (tVD:DAT) specification violation at 400 kHz with a 40/60 duty cycle.

#### **■**Problem Definition

 $I^2$ C Data Valid (tVD:DAT) parameter at 400 kHz with a 40/60 duty cycle is 1.0625  $\mu$ s, which exceeds the  $I^2$ C specification limit of 0.9  $\mu$ s.

#### **■**Parameters Affected

N/A

#### **■**Trigger Conditions

This violation occurs only at 400 kHz with a 40/60 duty cycle of the I<sup>2</sup>C clock.

#### ■Scope Of Impact

Setup time ( $t_{SUDAT}$ ) is met with a huge margin for the transmitted data for 400 kHz and so  $t_{vd:DAT}$  violation will not cause any data integrity issues.

#### **■**Workaround

No workaround needed.

#### **■Fix Status**

No fix needed.

#### 8. SD3 Device does not respond correctly to Port Capability Request from Host after multiple power cycles.

#### **■**Problem Definition

During multiple power cycles, sometimes the SD3 device does not respond correctly to the Port Capability request (Link Packet) from the USB Controller. In view of this, SD3 does not get the subsequent Port Configuration request from the USB controller, resulting in SS.Disabled state. The device fails to recover from this state and finally results in enumeration failure.

#### **■**Parameters Affected

N/A

#### **■**Trigger Conditions

This condition is triggered when the SD3 provides an incorrect response to the Port Capability request from the host.

#### **■**Scope Of Impact

Device fails to enumerate after multiple retries.

### **■**Workaround

Since the host does not send the Port Configuration request to the SD3 device, it causes a Port Configuration request timeout interrupt to be triggered in the device. This interrupt is handled in the FX3 SDK 1.3.4 onwards to generate and signal CY\_U3P\_US-B\_EVENT\_LMP\_EXCH\_FAIL event to the application. This event should be handled in the user application such that it does a USB Interface Block Restart. Refer the Knowledge Base Article (KBA225778) for more details and the firmware workaround example project.

#### **■Fix Status**

Suggested firmware work-around is proven and reliable.



# **Document History Page**

	Title: CYUS Number: 00		™ USB and Ma	ass Storage Peripheral Controller
Revision	ECN	Orig. of Change	Submission Date	Description of Change
**	2761891	VSO	09/10/2009	New data sheet.
*A	2823531	OSG	12/08/2009	Added data sheet to the USB 3.0 EROS spec 001-51884. No technical updates.
*B	3080927	OSG	11/08/2010	Changed status from Advance to Preliminary. Updated Logic Block Diagram. Updated Power: Added Power Modes. Added Configuration Fuse. Added Digital I/Os. Added EMI. Added System Level ESD. Updated Pin Description: Updated Table 7. Added AC Timing Parameters. Added Absolute Maximum Ratings. Added DC Specifications Added Reset Sequence. Added Package Diagrams. Added Ordering Information.
*C	3204393	OSG	03/23/2011	Added a reference to footnote 1 in Table 1.
*D	3217917	OSG	04/06/2011	Changed values of R_USB2 and R_USB3
*E	3369042	OSG	12/06/2011	Changed status from Preliminary to Final.  Updated tRR and tRPW for crystal input Added clarification regarding I <sub>OZ</sub> and I <sub>IX</sub> Updated 121-ball FBGA package diagram Added clarification regarding VCC in DC Specifications table In Power Modes description, stated that S2VDDQ cannot be turned off at ar time if the S2-port is used in the application Updated Absolute Maximum Ratings Added requirement for by-pass capacitor on U3RX <sub>VDDQ</sub> and U3TX <sub>VDDQ</sub> Updated I2C interface tVD:ACK parameter for 1 MHz operation.
*F	3649782	OSG	08/16/2012	Added note about the I2C controller support for clock stretching. Updated Clocking and Hard Reset sections. Modified V <sub>BUS</sub> min value. Updated Rise/fall time max value.
*G	3848148	OSG	12/20/2012	Updated Package Diagrams: spec 001-54471 – Changed revision from *C to *D.
*H	4016006	GSZ	06/04/2013	Updated Features. Updated Applications. Updated Logic Block Diagram. Updated Functional Overview. Updated Pin Description. Added "Pinout for WLCSP". Added "Pin Description for WLCSP". Updated AC Timing Parameters. Updated Package Diagrams: Added spec 001-62221 Rev. *B. Updated Ordering Information: Updated part numbers.



# **Document History Page**(continued)

Revision	ECN	Orig. of Change	Submission Date	Description of Change
*	4131901	GSZ	09/23/2013	Removed "Company Confidential" in all instances across the document. Updated Package Diagrams: spec 001-62221 – Changed revision from *B to *C. Updated Ordering Information: Updated part numbers. Updated to new template. Completing Sunset Review.
*J	5460202	RAJV	10/14/2016	Updated Package Diagrams: spec 001-54471 – Changed revision from *D to *E. Added Errata. Updated to new template.
*K	5765169	AESATMP9	06/06/2017	Updated logo and copyright.
*L	5774759	GAYA	06/15/2017	Updated Errata: Updated entire section. Updated to new template.
*M	6328108	HPPC	10/01/2018	Removed 131-ball WLCSP package related information in all instances across the document. Updated Features: Updated description. Updated Functional Overview: Updated I2S Interface: Updated Boot Options: Updated Boot Options: Updated Power: Updated Power: Updated Power Modes: Updated Power Modes: Updated Table 6. Updated Finout: Updated Finout: Updated Finout: Updated Pin Description: Updated Table 7. Updated Table 8. Added Table 9. Added Table 9. Added Thermal Characteristics. Updated Package Diagrams: spec 001-54471 — Changed revision from *E to *F. Removed spec 001-62221 Rev. *C. Updated Ordering Information: Updated part numbers.



# **Document History Page**(continued)

Document Title: CYUSB302x, SD3™ USB and Mass Storage Peripheral Controller Document Number: 001-55190							
Revision	ECN	Orig. of Change	Submission Date	Description of Change			
*M (cont.)	6328108	HPPC	10/01/2018	Updated Errata: Updated description. Updated Part Numbers Affected: Updated table. Updated SD3 USB and Mass Storage Peripheral Controller Errata Summary: Updated description. Updated details in "Silicon Revision" column for all items in the table. Added items "Low Power U1 Fast-Exit Issue with USB3.0 host controller.", "USB data corruption when operating on hosts with poor link quality.", "Device treats Rx Detect sequence from the USB 3.0 host as a valid U1 exit LFPS burst.", "I <sup>2</sup> C Data Valid (tVD:DAT) specification violation at 400 kHz with a 40/60 duty cycle." and their corresponding details in the table. Updated to new template. Completing Sunset Review.			
*N	6411365	HPPC	12/14/2018	Updated Pin Description: Updated Table 7. Updated Errata: Updated SD3 USB and Mass Storage Peripheral Controller Errata Summary: Updated description. Added item "SD3 Device does not respond correctly to Port Capability Request from Host after multiple power cycles." and its corresponding details in the table.			



# Sales, Solutions, and Legal Information

### **Worldwide Sales and Design Support**

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

#### **Products**

Arm® Cortex® Microcontrollers

Automotive

Clocks & Buffers

Interface

Internet of Things

Memory

Cypress.com/memory

Microcontrollers

cypress.com/memory

cypress.com/mecu

PSoC cypress.com/psoc
Power Management ICs cypress.com/pmic
Touch Sensing cypress.com/touch
USB Controllers cypress.com/usb
Wireless Connectivity cypress.com/wireless

# PSoC® Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6 MCU

### **Cypress Developer Community**

Community | Projects | Video | Blogs | Training | Components

# **Technical Support**

cypress.com/support

© Cypress Semiconductor Corporation, 2009–2018. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. No computing device can be absolutely secure. Therefore, despite security measures implemented in Cypress hardware or software products, Cypress does not assume any liability arising out of any security breach, such as unauthorized access to or use of a Cypress product. In addition, the products described in these materials may contain design defects or errors known as errata which may cause the product to deviate from published specifications. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems devices or systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do releas

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

Document Number: 001-55190 Rev. \*N Revised December 14, 2018 Page 34 of 34