

# 3.3V CMOS 18-BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS. 5 VOLT TOLERANT I/O, BUS-HOLD

# IDT74LVCH16601A **OBSOLETE PART**

## **FEATURES:**

- Typical tsk(o) (Output Skew) < 250ps</li>
- ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model (C = 200pF, R = 0)
- Vcc = 3.3V ± 0.3V, Normal Range
- Vcc = 2.7V to 3.6V, Extended Range
- CMOS power levels (0.4

  W typ. static)
- · All inputs, outputs, and I/O are 5V tolerant
- Supports hot insertion
- Available in SSOP package

## DRIVE FEATURES:

- High Output Drivers: ±24mA
- · Reduced system switching noise

## APPLICATIONS:

- · 5V and 3.3V mixed voltage systems
- Data communication and telecommunication sy

## **DESCRIPTION:**

The LVCH16601A 18-bit universal bus transceiver is built using advanced dual metal CMOS technology. The LVCH16601A combines D-type latches and D-type flip-flops to allow data flow in transparent, latched and clocked modes.

Data flow in each direction is controlled by output-enable (OEAB and OEBA), latched-enable (LEAB and LEBA), and clock (CLKAP) inputs. The clock can be controlled by the clock-enable CV ENAB and **CLKENBA**) inputs.


For A-to-B data flow, the device operates in the lansprent mode when LEAB is high. When L. Ab. Jow, the A data is atcheur CLKAB is held at a high or level of ic yel. If LEAB is low, the A-bas data is stored in the latch/ flip-flog on the log-(to-high transition of Co. YAB. Output enable OEAB is active w. Wh. 1 OEAB is low, the outputs of eactive. When OEAB is high, the computs are in the high imposition for the control of the control f A o B but uses EBA, E. A, CLKBA and CLKENBA.

om either 3.3 or EV devices. This feature allows All pins can be kiv of

e as a translate, in a mix, d 3.3V/5V supply system. A has been and dwith a ±24mA output driver. This CH1. 301A has been 😓 pable of driving and erate to heavy load while maintaining performance.

The LVCH of 11A as "pus-hold" which retains the inputs' last state wheneve the input ces to a high impedance. This prevents floating inputs and ella impedance and ella impedance. nesthe need for pull-up/down resistors.

## **FUNCTIONAL**




TO 17 OTHER CHANNELS

INDUSTRIAL TEMPERATURE RANGE

**JUNE 2006** 



## **PIN CONFIGURATION**



SSOP TOP VIEW

# CAPACITANCE (TA = +25°C, F = 1.0MHz)

Symbol	Parameter <sup>(1)</sup>	Conditions	Тур.	Max.	Unit
CIN	Input Capacitance	VIN = 0V	4.5	6	pF
Соит	Output Capacitance	Vout = 0V	6.5	8	pF
CI/O	I/O Port Capacitance	VIN = 0V	6.5	8	pF

#### NOTE:

1. As applicable to the device type.

## ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Description	Max	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +6.5	V
Tstg	Storage Temperature	-65 to +150	°C
Іоит	DC Output Current	-50 to +50	mA
lik lok	Continuous Clamp Current, VI < 0 or Vo < 0	-50	mA
lcc Iss	Continuous Current through each Vcc or GND	±100	mA

#### NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## **PIN DESCRIPTION**

Pin Names	Description
ŌĒĀB	A-to-B Output Enable Input (Active LOW)
ŌĒBĀ	B-to-A Output Enable Input (Active LOW)
LEAB	A-to-B Latch Enable Input
LEBA	B-to-A Latch Enable Input
CLKAB	A-to-B Clock Input
CLKBA	B-to-A Clock Input
Ax	A-to-B Data Inputs or B-to-A 3-State Outputs <sup>(1)</sup>
Вх	B-to-A Data Inputs or A-to-B 3-State Outputs <sup>(1)</sup>
CLKENAB	A-to-B Clock Enable Input (Active LOW)
CLKENBA	B-to-A Clock Enable Input (Active LOW)

#### NOTE:

1. These pins have "Bus-Hold". All other pins are standard inputs, outputs, or I/Os.

## FUNCTION TABLE<sup>(1,2)</sup>

		Inputs			Outputs
CLKENAB	OEAB	LEAB	CLKAB	Ax	Вх
Х	Н	Х	Χ	Χ	Z
Х	L	Н	Х	L	L
Х	L	Н	Х	Н	Н
Н	L	L	Χ	Χ	B <sup>(3)</sup>
L	L	L	1	L	L
L	L	L	1	Н	Н
L	L	L	L	Χ	B <sup>(3)</sup>
L	L	L	Н	Х	B <sup>(4)</sup>

## NOTES:

- 1. H = HIGH Voltage Level
  - X = Don't Care
  - L = LOW Voltage Level
  - Z = High-Impedance
  - ↑ = LOW-to-HIGH transition
- 2. A-to-B data flow is shown. B-to-A data flow is similar but uses  $\overline{\text{OEBA}}$ , LEBA, CLKBA, and  $\overline{\text{CLKENBA}}$ .
- 3. Output level before the indicated steady-state input conditions were established.
- Output level before the indicated steady-state input conditions were established, provided that CLKAB was HIGH before LEAB went LOW.



## IDT74LVCH16601A 3.3V CMOS 18-BIT UNIVERSAL BUS TRANSCEIVER

# DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Operating Condition:  $TA = -40^{\circ}C$  to  $+85^{\circ}C$ 

Symbol	Parameter	Test Con	ditions	Min.	Typ. <sup>(1)</sup>	Max.	Unit
ViH	Input HIGH Voltage Level	Vcc = 2.3V to 2.7V		1.7	_	_	V
		Vcc = 2.7V to 3.6V		2	_	_	
VIL	Input LOW Voltage Level	Vcc = 2.3V to 2.7V		_	_	0.7	V
		Vcc = 2.7V to 3.6V		T -	_	0.8	
lih	Input Leakage Current	VCC = 3.6V	VI = 0 to 5.5V	_	_	±5	μA
lıL							
lozн	High Impedance Output Current	Vcc = 3.6V	Vo = 0 to 5.5V	-	_	±10	μΑ
lozl	(3-State Output pins)						
loff	Input/Output Power Off Leakage	$VCC = 0V$ , $VIN or VO \le 5.5V$		_	_	±50	μA
Vik	Clamp Diode Voltage	VCC = 2.3V, IIN = -18mA		_	-0.7	-1.2	V
VH	Input Hysteresis	Vcc = 3.3V		T -	100	_	mV
ICCL ICCH	Quiescent Power Supply Current	Vcc = 3.6V	VIN = GND or Vcc	_	_	10	μΑ
Iccz			$3.6 \le VIN \le 5.5V^{(2)}$	<u> </u>	_	10	
∆lcc	Quiescent Power Supply Current Variation	One input at Vcc - 0.6V, other in	One input at Vcc - 0.6V, other inputs at Vcc or GND		_	500	μA

## NOTES:

- 1. Typical values are at Vcc = 3.3V, +25°C ambient.
- 2. This applies in the disabled state only.

# **BUS-HOLD CHARACTERISTICS**

Symbol	Parameter <sup>(1)</sup>	Test Conditions		Min.	Typ. <sup>(2)</sup>	Max.	Unit
Івнн	Bus-Hold Input Sustain Current	Vcc = 3V	VI = 2V	-75	_	-	μΑ
IBHL			VI = 0.8V	75	_	_	
Івнн	Bus-Hold Input Sustain Current	Vcc = 2.3V	VI = 1.7V	_	_	_	μA
IBHL			VI = 0.7V	_	_	_	
Івнно	Bus-Hold Input Overdrive Current	Vcc = 3.6V	VI = 0 to 3.6V	_	_	±500	μA
IBHLO							

#### NOTES

- 1. Pins with Bus-Hold are identified in the pin description.
- 2. Typical values are at Vcc = 3.3V, +25°C ambient.



## IDT74LVCH16601A 3.3V CMOS 18-BIT UNIVERSAL BUS TRANSCEIVER

# **OUTPUT DRIVE CHARACTERISTICS**

Symbol	Parameter	Test Con	ditions <sup>(1)</sup>	Min.	Max.	Unit
Voн	Output HIGH Voltage	Vcc = 2.3V to 3.6V	IOH = - 0.1mA	Vcc-0.2	_	V
		Vcc = 2.3V	IOH = -6mA	2	_	
		Vcc = 2.3V	Iон = - 12mA	1.7	_	
		Vcc = 2.7V		2.2	_	
		Vcc = 3V		2.4	_	
		Vcc = 3V	IOH = - 24mA	2	_	
Vol	Output LOW Voltage	Vcc = 2.3V to 3.6V	IoL = 0.1mA	_	0.2	V
		Vcc = 2.3V	IoL = 6mA	_	0.4	
			IoL = 12mA	_	0.7	
		Vcc = 2.7V	IoL = 12mA	_	0.4	
		VCC = 3V	Iol = 24mA	_	0.55	

#### NOTF:

# OPERATING CHARACTERISTICS, Vcc = 3.3V ± 0.3V, Ta = 25°C

Symbol	Parameter	Test Conditions	Typical	Unit
CPD	Power Dissipation Capacitance per Transceiver Outputs enabled	CL = 0pF, f = 10Mhz		pF
CPD	Power Dissipation Capacitance per Transceiver Outputs disabled			

<sup>1.</sup> VIH and VIL must be within the min. or max. range shown in the DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE table for the appropriate Vcc range. TA = - 40°C to + 85°C.



## IDT74LVCH16601A 3.3V CMOS 18-BIT UNIVERSAL BUSTRANSCEIVER

# SWITCHING CHARACTERISTICS(1)

			Vcc =	: 2.7V	Vcc = 3.3	V ± 0.3V	
Symbol	Parameter		Min.	Max.	Min.	Max.	Unit
<b>t</b> PLH	Propagation Delay		_	5.4	_	4.6	ns
tphl.	Ax to Bx or Bx to Ax						
tplH	Propagation Delay		_	6.2	_	5.2	ns
t <sub>PHL</sub>	LEBA to Ax, LEAB to Bx						
tplH	Propagation Delay		_	6.3	_	5.3	ns
t <sub>PHL</sub>	CLKBA to Ax, CLKAB to Bx						
tpzh	Output Enable Time		_	6.8	_	5.6	ns
tpzl	OEBA to Ax, OEAB to Bx						
tphz	Output Disable Time		_	6	_	5.2	ns
tplz	OEBA to Ax, OEAB to Bx						
tsu	Set-up Time HIGH or LOW		1.5	_	1.5	_	ns
	Ax to CLKAB, Bx to CLKBA						
tH	Hold Time HIGH or LOW		0.8	_	0.8	_	ns
	Ax to CLKAB, Bx to CLKBA						
tsu	Set-up Time HIGH or LOW	Clock LOW	1	_	1	_	ns
	Ax to LEAB, Bx to LEBA	Clock HIGH	1	_	1	_	
tsu	Set-up Time, CLKENAB to CLKAE	3	2.1	_	2.1	_	ns
tsu	Set-up Time, CLKENBA to CLKBA	4	2.1	_	2.1	_	ns
tH	Hold Time HIGH or LOW		1.8	_	1.8	_	ns
	Ax after LEAB, Bx after LEBA						
<b>t</b> H	Hold Time, CLKENAB after CLKAB		0.5	_	0.5	_	ns
<b>t</b> H	Hold Time, CLKENBA after CLKBA		0.5	_	0.5	_	ns
tw	LEAB or LEBA Pulse Width HIGH		3	_	3	_	ns
tw	CLKAB or CLKBA Pulse Width H	IGH or LOW	3	_	3	_	ns
tsk(o)	Output Skew <sup>(2)</sup>			_	_	500	ps


## NOTES:

- 1. See TEST CIRCUITS AND WAVEFORMS. TA =  $-40^{\circ}$ C to  $+85^{\circ}$ C.
- 2. Skew between any two outputs of the same package and switching in the same direction.



# TEST CIRCUITS AND WAVEFORMS TEST CONDITIONS

Symbol	$Vcc^{(1)} = 3.3V \pm 0.3V$	Vcc <sup>(1)</sup> =2.7V	Vcc <sup>(2)</sup> = 2.5V±0.2V	Unit
VLOAD	6	6	2 x Vcc	V
VIH	2.7	2.7	Vcc	V
VT	1.5	1.5	Vcc / 2	V
VLZ	300	300	150	mV
VHZ	300	300	150	mV
CL	50	50	30	pF



Test Circuit for All Outputs

#### **DEFINITIONS:**


CL = Load capacitance: includes jig and probe capacitance.

 $\mathsf{R} \tau = \mathsf{Termination}$  resistance: should be equal to  $\mathsf{Z} \mathsf{O} \mathsf{U} \tau$  of the Pulse Generator. **NOTES:** 

- 1. Pulse Generator for All Pulses: Rate  $\leq$  10MHz; tF  $\leq$  2.5ns; tR  $\leq$  2.5ns.
- 2. Pulse Generator for All Pulses: Rate  $\leq$  10MHz; tr  $\leq$  2ns; tr  $\leq$  2ns.

# **SWITCH POSITION**

Test	Switch
Open Drain Disable Low Enable Low	VLOAD
Disable High Enable High	GND
All Other Tests	Open




tsk(x) = |tPLH2 - tPLH1| or |tPHL2 - tPHL1|


# Output Skew - tsk(x)

#### NOTES:

- 1. For tsk(o) OUTPUT1 and OUTPUT2 are any two outputs.
- 2. For tsk(b) OUTPUT1 and OUTPUT2 are in the same bank.




## Propagation Delay




### Enable and Disable Times

#### NOTE:

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.



Set-up, Hold, and Release Times




LVC Link



IDT74LVCH16601A 3.3V CMOS 18-BIT UNIVERSAL BUS TRANSCEIVER

## ORDERING INFORMATION



# **DATASHEET DOCUMENT HISTORY**

10/28/2013 PDN# CQ-13-03 issued. See IDT.com for PDN specifics.

09/06/2019 Datasheet changed to Obsolete Status.

## **IMPORTANT NOTICE AND DISCLAIMER**

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Rev.1.0 Mar 2020)

## **Corporate Headquarters**

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

## **Trademarks**

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

#### **Contact Information**

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:

www.renesas.com/contact/