3.3V CMOS 20-BIT BUFFER

FEATURES:

• 0.5 MICRON CMOS Technology

RENESAS

- Typical tsk(o) (Output Skew) < 250ps
- ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model (C = 200pF, R = 0)
- Vcc = 3.3V ± 0.3V, Normal Range, or Vcc = 2.7V to 3.6V, Extended Range
- CMOS power levels (0.4µ W typ. static)
- · Rail-to-rail output swing for increased noise margin
- Low Ground Bounce (0.3V typ.)
- Inputs (except I/O) can be driven by 3.3V or 5V components
- Available in TSSOP package


DESCRIPTION:

The FCT163827 20-bit buffer is built using advanced dual metal CMOS technology. These 20-bit bus drivers provide high-performance bus interface buffering for wide data/address paths or busses carrying parity. Two pairs of NAND-ed output enable controls offer maximum control flexibility and are organized to operate the device as two 10-bit buffers or one 20-bit buffer. Flow-through organization of signal pins simplifies layout. All inputs are designed with hysteresis for improved noise margin.

The FCT163827 has series current limiting resistors. This offers low ground bounce, minimal undershoot, and controlled output fall times, reducing the need for external series terminating resistors.

The inputs of the FCT163827 can be driven from either 3.3V or 5V devices. This feature allows the use of these devices as translators in a mixed 3.3V/5V supply system.


FUNCTIONAL BLOCK DIAGRAM



INDUSTRIAL TEMPERATURE RANGE

74FCT163827A/C 3.3V CMOS 20-BIT BUFFER

PINCONFIGURATION



TOP VIEW

Package Type	Package Code	Order Code
TSSOP	PAG56	PAG

INDUSTRIAL TEMPERATURE RANGE

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Description	Max	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +4.6	V
VTERM ⁽³⁾	Terminal Voltage with Respect to GND	–0.5 to 7	V
VTERM ⁽⁴⁾	Terminal Voltage with Respect to GND	-0.5 to Vcc+0.5	V
Tstg	Storage Temperature	-65 to +150	°C
Ιουτ	DC Output Current	-60 to +60	mA

NOTES:

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

2. Vcc terminals.

3. Input terminals.

4. Outputs and I/O terminals.

CAPACITANCE (TA = +25°C, F = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Тур.	Мах.	Unit
CIN	Input Capacitance	VIN = 0V	3.5	6	рF
Соит	Output Capacitance	Vout = 0V	3.5	8	pF

NOTE:

1. This parameter is measured at characterization but not tested.

PINDESCRIPTION

Pin Names	Description
xŌĒx	Output Enable Inputs (Active LOW)
хАх	DataInputs
хҮх	3-State Outputs

FUNCTION TABLE⁽¹⁾

Inputs		Outputs	
xOE1	xOE2	хАх	хҮх
L	L	L	L
L	L	Н	Н
Н	Х	Х	Z
Х	Н	Х	Z

NOTE:

1. H = HIGH Voltage Level

L = LOW Voltage Level

X = Don't Care

Z = High-impedance

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified: Industrial: TA = -40°C to +85°C, Vcc = 2.7V to 3.6V

Symbol	Parameter	Test Cond	itions ⁽¹⁾	Min.	Тур.(2)	Max.	Unit
Vih	Input HIGH Level (Input pins)	Guaranteed Logic HIGH Level		2	_	5.5	V
	Input HIGH Level (I/O pins)			2	_	Vcc+0.5	
VIL	Input LOW Level (Input and I/O pins)	Guaranteed Logic LOW Level		-0.5	_	0.8	V
Ін	Input HIGH Current (Input pins)	Vcc = Max.	VI = 5.5V	_	_	±1	
	Input HIGH Current (I/O pins)		VI = VCC	_	_	±1	μA
lil	Input LOW Current (Input pins)		VI = GND	_	_	±1	
	Input LOW Current (I/O pins)		VI = GND	_	_	±1	
Іогн	High Impedance Output Current	Vcc = Max.	Vo = Vcc	_	_	±1	μA
Iozl	(3-State Output pins)		Vo = GND		_	±1	
Vik	Clamp Diode Voltage	Vcc = Min., IIN = -18mA		_	-0.7	-1.2	V
IODH	Output HIGH Current	VCC = 3.3V, VIN = VIH or VIL, VO =	VCC = 3.3V, VIN = VIH or VIL, VO = $1.5V^{(3)}$		-60	-110	mA
IODL	Output LOW Current	Vcc = 3.3V, VIN = VIH or VIL, VO =	= 1.5V ⁽³⁾	50	90	200	mA
Vон	Output HIGH Voltage	Vcc = Min.	Iон = -0.1mA	Vcc-0.2	-	-	
		VIN = VIH or VIL	Iон = –3mA	2.4	3	—	V
		Vcc = 3V Vin = Vih or Vil	Юн = -8mA	2.4 ⁽⁵⁾	3	-	
Vol	Output LOW Voltage	Vcc = Min.	IOL = 0.1mA			0.2	
		VIN = VIH or VIL	IOL = 16mA		0.2	0.4	
			IOL = 24mA	_	0.3	0.55	V
		Vcc = 3V	IoL = 24mA		0.3	0.5	
		VIN = VIH or VIL					
los	Short Circuit Current ⁽⁴⁾	Vcc = Max., Vo = GND ⁽³⁾		-60	-135	-240	mA
Vн	Input Hysteresis	_		_	150	_	mV
ІССL ІССН ІССZ	Quiescent Power Supply Current	Vcc = Max. Vin = GND or Vcc		-	0.1	10	μA

NOTES:

1. For conditions shown as Min. or Max., use appropriate value specified under Electrical Characteristics for the applicable device type.

2. Typical values are at Vcc = 3.3V, +25°C ambient.

3. Not more than one output should be shorted at one time. Duration of the test should not exceed one second.

4. This parameter is guaranteed but not tested.

5. VoH = Vcc-0.6V at rated current.

POWER SUPPLY CHARACTERISTICS

Symbol	Parameter	Test Condition	ons ⁽¹⁾	Min.	Typ. ⁽²⁾	Max.	Unit
∆lcc	Quiescent Power Supply Current TTL Inputs HIGH	Vcc = Max. VIN = Vcc - 0.6V ⁽³⁾		-	2	30	μA
ICCD	Dynamic Power Supply Current ⁽⁴⁾	Vcc = Max. Outputs Open xOE1 = xOE2 = GND One Input Togging 50% Duty Cycle	VIN = VCC VIN = GND	_	50	75	μΑ/ MHz
lc	Total Power Supply Current ⁽⁶⁾	Vcc = Max.,Outputs Open fi = 10MHz 50% Duty Cycle	Vin = Vcc Vin = GND	-	0.5	0.7	mA
		$x\overline{OE}1 = x\overline{OE}2 = GND$ One Bit Toggling	VIN = VCC - 0.6V VIN = GND	-	0.5	0.8	
		Vcc = Max.,Outputs Open fi = 2.5MHz 50% Duty Cycle	VIN = VCC VIN = GND	_	2.5	3.7 ⁽⁵⁾	
		$x\overline{OE}1 = x\overline{OE}2 = GND$ Twenty Bits Toggling	VIN = VCC - 0.6V VIN = GND	_	2.5	4.1 ⁽⁵⁾	

NOTES:

1. For conditions shown as Min. or Max., use appropriate value specified under Electrical Characteristics for the applicable device type.

2. Typical values are at Vcc = 3.3V, +25°C ambient.

3. Per TTL driven input. All other inputs at Vcc or GND.

4. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.

5. Values for these conditions are examples of the Icc formula. These limits are guaranteed but not tested.

6. IC = IQUIESCENT + INPUTS + IDYNAMIC

IC = ICC + Δ ICC DHNT + ICCD (fCPNCP/2 + fiNi)

Icc = Quiescent Current (IccL, IccH and Iccz)

 ΔIcc = Power Supply Current for a TTL High Input

DH = Duty Cycle for TTL Inputs High

NT = Number of TTL Inputs at DH

ICCD = Dynamic Current caused by an Input Transition Pair (HLH or LHL)

fcp = Clock Frequency for Register Devices (Zero for Non-Register Devices)

NCP = Number of Clock Inputs at fCP

fi = Input Frequency

Ni = Number of Inputs at fi

74FCT163827A/C 3.3V CMOS 20-BIT BUFFER

SWITCHING CHARACTERISTICS OVER OPERATING RANGE⁽¹⁾

			FCT16	3827A	FCT16	3827C	
Symbol	Parameter	Condition ⁽²⁾	Min. ⁽³⁾	Max.	Min. ⁽³⁾	Max.	Unit
t PLH	Propagation Delay	CL = 50pF	1.5	8	1.5	4.4	
t PHL	xAx to xYx	RL = 500Ω					ns
		$CL = 300 pF^{(4)}$	1.5	15	1.5	10	1
		RL = 500Ω					
t PZH	Output Enable Time	CL = 50pF	1.5	12	1.5	7	
tPZL	xOEx to xYx	RL = 500Ω					ns
		$CL = 300 pF^{(4)}$	1.5	23	1.5	14	1
		RL = 500Ω					
tphz	Output Disable Time	$CL = 5pF^{(4)}$	1.5	9	1.5	5.7	
tPLZ	xOEx to xYx	RL = 500Ω					ns
		CL = 50pF	1.5	10	1.5	6	
		$RL = 500\Omega$					
tsk (o)	Output Skew ⁽³⁾	1	—	0.5	—	0.5	ns

NOTES:

1. See test circuit and waveforms.

2. Minimum limits are guaranteed but not tested.

3. Skew between any two outputs, of the same package, switching in the same direction. This parameter is guaranteed by design.

4. Propagation Delays and Enable/Disable times are with Vcc = 3.3V ±0.3V, Normal Range. For Vcc = 2.7V to 3.6V, Extended Range, all Propagation Delays and Enable/Disable times should be degraded by 20%.



DATA S

Ζ

INPUT

TIMING

PRESET

CLEAR

PRESET

CLEAR

ETC.

ETC.


ASYNCHRONOUS CONTROL

SYNCHRONOUS CONTROL

CLOCK ENABLE

INPUT

74FCT163827A/C 3.3V CMOS 20-BIT BUFFER



tsu

tsu

tн

tREM

тн

INDUSTRIALTEMPERATURERANGE

SWITCH POSITION

Test	Switch
Open Drain Disable Low Enable Low	6V
Disable High Enable High	GND
All Other Tests	Open

DEFINITIONS:

1.5

0V

ЗV

1.5

0V

ЗV

1.5\

0V


3V

1.5\


0V

CL = Load capacitance: includes jig and probe capacitance.

RT = Termination resistance: should be equal to ZOUT of the Pulse Generator.





Pulse Width



NOTES:

- 1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
- 2. Pulse Generator for All Pulses: Rate \leq 1.0MHz; tF \leq 2.5ns; tR \leq 2.5ns.
- 3. if Vcc is below 3V, input voltage swings should be adjusted not to exceed Vcc.








74FCT163827A/C 3.3V CMOS 20-BIT BUFFER

ORDERING INFORMATION



Orderable Part Information

Speed (ns)	Orderable Part ID	Pkg. Code	Pkg. Type	Temp. Grade
Α	74FCT163827APAG	PAG56	TSSOP	Ι
	74FCT163827APAG8	PAG56	TSSOP	Ι
С	74FCT163827CPAG	PAG56	TSSOP	Ι
	74FCT163827CPAG8	PAG56	TSSOP	I

Datasheet Document History

09/28/2009	Pg. 7
05/10/2018	Pg. 1, 2, 5, 7
05/06/2019	Pg. 7

Updated the ordering information by removing the "IDT" notation and non RoHS part. Added table under pin configuration diagram with detailed package information. Updated the ordering information diagram adding Tube, Tape and Reel. Added orderable part information table. Corrected package count in ordering information diagram.

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: www.renesas.com/contact/