

FAST CMOS BUFFER/CLOCK DRIVER

FEATURES:


- 0.5 MICRON CMOS Technology
- Guaranteed low skew < 700ps (max.)
- · Low duty cycle distortion < 1ns (max.)
- · Low CMOS power levels
- TTL compatible inputs and outputs
- · Rail-to-rail output voltage swing
- High drive: -24mA Іон, +64mA ІоL
- · Two independent output banks with 3-state control
- 1:5 fanout per bank
- "Heartbeat" monitor output
- · Available in SSOP and SOIC packages

DESCRIPTION:

The 49FCT805 is a non-inverting buffer/clock driver built using advanced dual metal CMOS technology. Each bank consists of two banks of drivers. Each bank drives five output buffers from a standard TTL compatible input. These devices feature a "heart-beat" monitor for diagnostics and PLL driving. The MON output is identical to all other outputs and complies with the output specifications in this document.

The 49FCT805 offers low capacitance inputs and hysteresis. Rail-to-rail output swing improves noise margin and allows easy interface with CMOS inputs.


FUNCTIONAL BLOCK DIAGRAM



1

MAY 2010

PIN CONFIGURATION



COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGE

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Description	Max	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	–0.5 to +7	V
VTERM ⁽³⁾	Terminal Voltage with Respect to GND	-0.5 to Vcc+0.5	V
Tstg	StorageTemperature	-65 to +150	°C
Іоит	DC Output Current	-60 to +60	mA

NOTES:

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

2. Input and Vcc terminals.

3. Output and I/O terminals.

CAPACITANCE (TA = +25°C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Тур.	Max.	Unit
CIN	Input Capacitance	VIN = 0V	4.5	6	рF
Соит	Output Capacitance	Vout = 0V	5.5	8	pF

NOTE:

1. This parameter is measured at characterization but not tested.

NOTE:

1. Pin 8 is not internally connected on devices with a "K" prefix in the date code. On older devices, pin 8 is internally connected to GND. To insure compatibility with all products, pin 8 should be connected to GND at the board level.

PINDESCRIPTION

Pin Names	Description
ΟΕΑ, ΟΕΒ	3-State Output Enable Inputs (Active LOW)
INA, INB	Clock Inputs
OAn, OBn	Clock Outputs
MON	Monitor Output

FUNCTION TABLE (1)

Inpu	uts	Outputs		
OEA, OEB	INA, INB	OAn, OBn	MON	
L L		L	L	
L H		Н	Н	
H L		Z	L	
Н	Н	Z	Н	

NOTE:

1. H = HIGH L = LOW

Z = High-Impedance

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified: $V_{LC} = 0.2V$; $V_{HC} = V_{CC} - 0.2V$ Commercial: $T_A = 0^{\circ}C$ to $+70^{\circ}C$, Industrial: $T_A = -40^{\circ}C$ to $+85^{\circ}C$, $V_{CC} = 5V \pm 5\%$

Symbol	Parameter	Test Conditions ⁽¹⁾		Min.	Typ. ⁽²⁾	Max.	Unit
Vih	Input HIGH Level (Input pins)	Guaranteed Logic HIGH Level		2	_	_	V
Vil	Input LOW Level (Input and I/O pins)	Guaranteed Logic LOW Level		- 1	_	0.8	V
Іін	Input HIGH Current	Vcc = Max.	VI = 5.5V	-	_	±1	μA
lil	Input LOW Current	Vcc = Max.	VI = GND	-	_	±1	μA
Іоzн	Off State (Hi-Z) Output Current	Vcc = Max.	Vo = Vcc	_	_	±1	μA
Iozl			Vo = GND	_	_	±1	
Vik	Clamp Diode Voltage	Vcc = Min., IIN = -18mA		- 1	-0.7	-1.2	V
los	Short Circuit Current	Vcc = Max., Vo = GND ⁽³⁾		-60	-120	_	mA
		VCC = 3V, VIN = VLC or VHC	Іон = –32μА	VHC	Vcc	_	
Vон	Output HIGH Voltage	Vcc = Min.	Іон = –300μА	VHC	Vcc	_	V
		VIN = VIH or VIL	Iон = –15mA	3.6	4.3	—	
			Iон = –24mA	2.4	3.8	—	
		VCC = 3V, VIN = VLC or VHC	Iol = 300µA	-	GND	Vlc	
Vol	Output LOW Voltage	Vcc = Min.	Iol = 300mA	_	GND	VLC	V
		VIN = VIH or VIL	Iol = 64mA	-	0.3	0.55	
Vн	Input Hysteresis for all inputs				200	—	mV
lcc	Quiescent Power Supply Current	Vcc = Max., VIN = GND or Vcc		_	5	500	μA

NOTES:

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.

2. Typical values are at Vcc = 5V, +25°C ambient.

3. Not more than one output should be shorted at one time. Duration of the test should not exceed one second.

POWER SUPPLY CHARACTERISTICS

Symbol	Parameter	Test Cond	ditions ⁽¹⁾	Min.	Typ. ⁽²⁾	Max.	Unit
ΔΙCC	Quiescent Power Supply Current	Vcc = Max.		-	1	2.5	mA
	TTL Inputs HIGH	$VIN = 3.4V^{(3)}$					
ICCD	Dynamic Power Supply Current ⁽⁴⁾	Vcc = Max.	VIN = VCC	-	0.15	0.2	mA/MHz
		Outputs Open	VIN = GND				
		OEA = OEB = GND					
		50% Duty Cycle					
Ic	Total Power Supply Current ⁽⁶⁾	Vcc = Max.	VIN = VCC		1.5	2.5	
		Outputs Open	VIN = GND				
		fo = 10MHz					
		50% Duty Cycle	VIN = 3.4V	-	2	3.8]
		OEA = OEB = VCC	VIN = GND				
		Mon. Output Toggling					
		Vcc = Max.	VIN = VCC	_	4.1	6(5)	mA
		Outputs Open	VIN = GND				
		fo = 2.5MHz					
		50% Duty Cycle	VIN = 3.4V	_	5.1	8.5 ⁽⁵⁾	
		OEA = OEB = GND	VIN = GND				
		Eleven Outputs Toggling					

NOTES:

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.

- 2. Typical values are at Vcc = 5V, +25°C ambient.
- 3. Per TTL driven input (VIN = 3.4V); all other inputs at Vcc or GND.
- 4. This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
- 5. Values for these conditions are examples of the Ic formula. These limits are guaranteed but not tested.
- 6. IC = IQUIESCENT + INPUTS + IDYNAMIC
 - IC = ICC + Δ ICC DHNT + ICCD (foNo)
 - Icc = Quiescent Current (IccL, IccH and Iccz)
 - Δ Icc = Power Supply Current for a TTL High Input (VIN = 3.4V)
 - DH = Duty Cycle for TTL Inputs High
 - NT = Number of TTL Inputs at DH
 - ICCD = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)
 - fo = Output Frequency
 - No = Number of Outputs at fo
 - All currents are in milliamps and all frequencies are in megahertz.


SWITCHING CHARACTERISTICS OVER OPERATING RANGE(1)

			FCT	805	FCT	805A	
Symbol	Parameter	Conditions ⁽²⁾	Min.	Max.	Min.	Max.	Unit
t PLH	Propagation Delay	CL = 50pF	1.5	5.6	1.5	5.3	ns
t PHL	INA to OAn, INB to OBn	$RL = 500\Omega$					
ĪR	Output Rise Time		—	1.5	—	1.5	ns
tF	Output Fall Time		—	1.5	—	1.5	ns
tsk(0)	Output skew: skew between outputs of all banks of		—	0.7	—	0.7	ns
	same package (inputs tied together)						
tsk(P)	Pulse skew: skew between opposite transitions		—	1	—	1	ns
	of same output (tphl tplh)						
tsk(PP)	Part-to-part skew: skew between outputs of different		_	1.5	_	1.5	ns
	packages at same power supply voltage,						
	temperature, package type and speed grade						
tpzl	Output Enable Time		1.5	8	1.5	8	ns
tрzн	OEA to OAn, OEB to OBn						
tPLZ.	Output Disable Time		1.5	7	1.5	7	ns
t PHZ	OEA to OAn, OEB to OBn						


NOTES:

1. Propagation delay range indicated by Min. and Max. limit is due to Vcc, operating temperature and process parameters. These propagation delay limits do not imply skew. 2. See test circuits and waveforms.


TEST CIRCUITS AND WAVEFORMS




Test Circuits for All Outputs



Package Delay



Pulse Skew - tsk(P)



Enable and Disable Times

NOTES:

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH 2. Pulse Generator for All Pulses: Rate ${\leq}1.0MHz;$ tr ${\leq}2.5ns;$ tr ${\leq}2.5ns$


SWITCH POSITION

Test	Switch
Disable LOW Enable LOW	Closed
Disable HIGH Enable HIGH	GND


DEFINITIONS:

CL = Load capacitance: includes jig and probe capacitance.

RT = Termination resistance: should be equal to ZOUT of the Pulse Generator.



Output Skew




Part-to-Part Skew - tsk(PP)

NOTE:

1. Package 1 and Package 2 are same device type and speed grade.

ORDERING INFORMATION



IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: www.renesas.com/contact/