

Zilog**MILITARY
Product Specification**

June 1988

T-75-37-07

**Z84C40/1/2/4 CMOS Z80® SIO
Serial Input/Output
Controller****FEATURES**

- Two independent full-duplex channels, with separate control and status lines for modems or other devices.
- Data rate in the 1x clock mode of 0 to 1.2M bits/second with a 6.0MHz clock.
- Asynchronous protocols: everything necessary for complete messages in 5, 6, 7, or 8 bits/character. Includes variable stop bits and several clock-rate multipliers; break generation and detection; parity; overrun and framing error detection.
- Synchronous protocols: everything necessary for complete bit- or byte-oriented messages in 5, 6, 7, or 8 bits/character, including IBM Bisync, SDLC, HDLC, CCITT-X.25 and others. Automatic CRC generation/checking, sync character and zero insertion/deletion, abort generation/detection, and flag insertion.
- Receiver data registers quadruply buffered, transmitter registers doubly buffered.
- Highly sophisticated and flexible daisy-chain interrupt vectoring for interrupts without external logic.
- Can be operated at 6.144 MHz clock.

GENERAL DESCRIPTION

The CMOS Z80 SIO (hereafter referred to as the Z80 SIO) Serial Input/Output Controller is a dual-channel data communication interface with extraordinary versatility and capability. Its basic functions as a serial-to-parallel, parallel-to-serial converter/controller can be programmed by a CPU for a broad range of serial communication applications.

The device supports all common asynchronous and synchronous protocols, byte- or bit-oriented, and performs all of the functions traditionally done by UARTs, USARTs, and synchronous communication controllers combined, plus additional functions traditionally performed by the

CPU. Moreover, it does this on two fully-independent channels, with an exceptionally sophisticated interrupt structure that allows very fast transfers.

Full interfacing is provided for CPU or DMA control. In addition to data communication, the circuit can handle virtually all types of serial I/O with fast, or slow, peripheral devices. While designed primarily as a member of the Z80 family, its versatility makes it well suited to many other CPUs.

The Z80 SIO uses a single +5V power supply and the standard Z80 family single-phase clock. The SIO/0, SIO/1, and SIO/2 are packaged in a 40-pin DIP.

PIN DESCRIPTION

Figures 1 through 6 illustrate the three 40-pin configurations (bonding options) available in the Z80 SIO (hereafter referred to as SIO or Z80 SIO). The constraints of a 40-pin package make it impossible to bring out the Receive Clock (\overline{RxC}), Transmit Clock (\overline{TxC}), Data Terminal Ready (DTR) and Sync (\overline{SYNC}) signals for both channels. Therefore, either Channel B lacks a signal or two signals are bonded together:

- Z80 SIO/2 lacks \overline{SYNCB}
- Z80 SIO/1 lacks \overline{DTRB}

- Z80 SIO/0 has all four signals, but \overline{TxCB} and \overline{RxCB} are bonded together

The first bonding option above (SIO/2) is the preferred version for most applications. The pin descriptions are as follows:

B/ \overline{A} . Channel A or B Select (input, High selects Channel B). This input defines which channel is accessed during a data




Figure 1. Pin Functions




Figure 2. 40-pin Dual-In-Line Package (DIP), Pin Assignments




Figure 3. Pin Functions




Figure 4. 40-pin Dual-In-Line Package (DIP), Pin Assignments

T-75-37-07




Figure 5. Pin Functions




Figure 6. 40-pin Dual-In-Line Package (DIP), Pin Assignments

transfer between the CPU and the SIO. Address bit A₀ from the CPU is often used for the selection function.

C/D. Control or Data Select (input, High selects Control). This input defines the type of information transfer performed between the CPU and the SIO. A High at this input during a CPU write to the SIO causes the information on the data bus to be interpreted as a command for the channel selected by B/A. A Low at C/D means that the information on the data bus is data. Address bit A₁ is often used for this function.

CE. Chip Enable (Input, active Low). A Low level at this input enables the SIO to accept command or data input from the CPU during a write cycle, or to transmit data to the CPU during a read cycle.

CLK. System Clock (input). The SIO uses the standard Z80 System Clock to synchronize internal signals. This is a single-phase clock.

CTSA, CTSB. Clear To Send (inputs, active Low). When programmed as Auto Enables, a Low on these inputs

enables the respective transmitter. If not programmed as Auto Enables, these inputs may be programmed as general-purpose inputs. Both inputs are Schmitt-trigger buffered to accommodate slow-risetime signals. The SIO detects pulses on these inputs and interrupts the CPU on both logic level transitions. The Schmitt-trigger buffering does not guarantee a specified noise-level margin.

D₀-D₇. System Data Bus (bidirectional, 3-state). The system data bus transfers data and commands between the CPU and the Z80 SIO. D₀ is the least significant bit.

DCDA, DCDB. Data Carrier Detect (inputs, active Low). These pins function as receiver enables if the SIO is programmed for Auto Enables; otherwise they may be used as general-purpose input pins. Both pins are Schmitt-trigger buffered to accommodate slow-risetime signals. The SIO detects pulses on these pins and interrupts the CPU on both logic level transitions. Schmitt-trigger buffering does not guarantee a specific noise-level margin.

DTRA, DTRB. *Data Terminal Ready* (outputs, active Low). These outputs follow the state programmed into the Z80 SIO. They can also be programmed as general-purpose outputs.

In the Z80 SIO/1 bonding option, **DTRB** is omitted.

IEI. *Interrupt Enable In* (input, active High). This signal is used with IEO to form a priority daisy chain when there is more than one interrupt-driven device. A High on this line indicates that no other device of higher priority is being serviced by a CPU interrupt service routine.

IEO. *Interrupt Enable Out* (output, active High). IEO is High only if IEI is High and the CPU is not servicing an interrupt from this SIO. Thus, this signal blocks lower priority devices from interrupting while a higher priority device is being serviced by its CPU interrupt service routine.

INT. *Interrupt Request* (output, open drain, active Low). When the SIO is requesting an interrupt, it pulls INT Low.

IORQ. *Input/Output Request* (input from CPU, active Low). IORQ is used in conjunction with B/A, C/D, CE, and RD to transfer commands and data between the CPU and the SIO. When CE, RD, and IORQ are all active, the channel selected by B/A transfers data to the CPU (a read operation). When CE and IORQ are active, but RD is inactive, the channel selected by B/A is written to by the CPU with either data or control information as specified by C/D. As mentioned previously, if IORQ and M1 are active simultaneously, the CPU is acknowledging an interrupt and the SIO automatically places its interrupt vector on the CPU data bus if it is the highest priority device requesting an interrupt.

M1. *Machine Cycle One* (input from Z80 CPU, active Low). When M1 is active and RD is also active, the Z80 CPU is fetching an instruction from memory; when M1 is active while IORQ is active, the SIO accepts M1 and IORQ as an interrupt acknowledge if the SIO is the highest priority device that has interrupted the Z80 CPU.

RxC \bar{A} , RxC \bar{B} . *Receiver Clocks* (inputs). Receive data is sampled on the rising edge of RxC. The Receive Clocks may be 1, 16, 32, or 64 times the data rate in asynchronous modes. These clocks may be driven by the Z80 CTC Counter Timer Circuit for programmable baud rate generation. Both inputs are Schmitt-trigger buffered; no noise level margin is specified.

In the Z80 SIO/0 bonding option, RxCB is bonded together with TxCB.

RD. *Read Cycle Status* (input from CPU, active Low). If RD is active, a memory or I/O read operation is in progress. RD is used with B/A, CE, and IORQ to transfer data from the SIO to the CPU.

RxDA, RxDB. *Receive Data* (inputs, active High). Serial data at TTL levels.

RESET. *Reset* (input, active Low). A Low RESET disables both receivers and transmitters, forces TxDA and TxDB

marking, forces the modem controls High, and disables all interrupts. The control registers must be rewritten after the SIO is reset and before data is transmitted or received.

RTSA, RTSB. *Request To Send* (outputs, active Low). When the RTS bit in Write Register 5 (Figure 14) is set, the RTS output goes Low. When the RTS bit is reset in the Asynchronous mode, the output goes High after the transmitter is empty. In Synchronous modes, the RTS pin strictly follows the state of the RTS bit. Both pins can be used as general-purpose outputs.

SYNCA, SYNCB. *Synchronization* (bidirectional, active Low). These pins can act either as inputs or outputs. In the asynchronous receive mode, they are inputs similar to CTS and DCD. In this mode, the transitions on these lines affect the state of the Sync/Hunt status bits in Read Register 0 (Figure 13), but have no other function. In the External Sync mode, these lines also act as inputs. When external synchronization is achieved, SYNC must be driven Low on the second rising edge of RxC after that rising edge of RxC on which the last bit of the sync character was received. In other words, after the sync pattern is detected, the external logic must wait for two full Receive Clock cycles to activate the SYNC input. Once SYNC is forced Low, it should be kept Low until the CPU informs the external synchronization detect logic that synchronization has been lost or a new message is about to start. Character assembly begins on the rising edge of RxC that immediately precedes the falling edge of SYNC in the External Sync mode.

In the internal synchronization mode (Monosync and Bisync), these pins act as outputs that are active during the part of the receive clock (RxC) cycle in which sync characters are recognized. The sync condition is not latched, so these outputs are active each time a sync pattern is recognized, regardless of character boundaries.

In the Z80 SIO/2 bonding option, SYNCB is omitted.

TxCA, TxCB. *Transmitter Clocks* (inputs). In asynchronous modes, the Transmitter Clocks may be 1, 16, 32, or 64 times the data rate; however, the clock multiplier must be the same for the transmitter and the receiver. The Transmit Clock inputs are Schmitt-trigger buffered for relaxed rise- and fall-time requirements; no noise level margin is specified. Transmitter Clocks may be driven by the Z80 CTC Counter Timer Circuit for programmable baud rate generation.

In the Z80 SIO/0 bonding option, TxCB is bonded together with RxCB.

TxDA, TxDB. *Transmit Data* (outputs, active High). Serial data at TTL levels. TxD changes from the falling edge of TxC.

W/RDYA, W/RDYB. *Wait/Ready* (outputs, open drain when programmed for Wait function; driven High and Low when programmed for Ready function). These dual-purpose outputs may be programmed as Ready lines for a DMA controller or as Wait lines that synchronize the CPU to the SIO data rate. The reset state is open drain.

FUNCTIONAL DESCRIPTION

T-75-37-07

The functional capabilities of the Z80 SIO can be described from two different points of view: as a data communications device, it transmits and receives serial data in a wide variety of data-communication protocols; as a Z80 family peripheral, it interacts with the Z80 CPU and other peripheral circuits, sharing the data, address and control buses, as well as being a part of the Z80 interrupt structure. As a peripheral to other microprocessors, the SIO offers valuable features such as non-vectored interrupts, polling, and simple handshake capability. Figure 8 is a block diagram.

Figure 9 illustrates the conventional devices that the SIO replaces.

The first part of the following discussion covers SIO data-communication capabilities; the second part describes interactions between the CPU and the SIO.




Figure 8. Block Diagram

ABSOLUTE MAXIMUM RATINGS

T-75-37-07


Voltages in V_{CC} with respect to V_{SS} -0.3V to +0.7V
 Voltages on all inputs with respect to V_{SS} -0.3V to $V_{CC} + 0.3V$
 Storage Temperature -65°C to +150°C
 Operating Case Temperature... -55°C to +125°C
 Absolute Maximum Power Dissipation 1W

Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; operation of the device at any condition above these indicated in the operational sections of these specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

STANDARD TEST CONDITIONS

The characteristics below apply for the following test conditions, unless otherwise noted. All voltages are referenced to GND (0V). Positive current flows into the referenced pin. Available operating temperature range is:

■ M = -55°C to +125°C, +4.50V ≤ V_{CC} ≤ +5.50V



DC CHARACTERISTICS

Symbol	Parameter	Min	Max	Typ	Unit	Test Condition
V_{ILC}	Clock Input Low Voltage	-0.3 ^c	+0.45 ^a		V	
V_{IHC}	Clock Input High Voltage	$V_{CC} - 0.6$ ^a	$V_{CC} + 0.3$ ^a		V	
V_{IL}	Input Low Voltage	-0.3 ^c	+0.8 ^a		V	
V_{IH}	Input High Voltage	+2.2 ^b	V_{CC} ^a		V	
V_{OL}	Output Low Voltage		+0.4 ^a		V	$I_{OL} = 2.0$ mA
V_{OH1}	Output High Voltage	+2.4 ^a			V	$I_{OH} = -1.6$ mA
V_{OH2}	Output High Voltage	$V_{CC} - 0.8$ ^a			V	$I_{OH} = -250$ μA
I_{LI}	Input Leakage Current		± 10 ^a		μA	$V_{IN} = 0.4$ to V_{CC}
I_{LO}	3-State Output Leakage Current in Float		± 10 ^a		μA	$V_{OUT} = 0.4$ to V_{CC}
$I_{L(SY)}$	SYNC Pin Leakage Current		+ 10/- 40 ^a		μA	$V_{IN} = 0.4$ to V_{CC}
ICC_1	Power Supply Current		15 ^a	10	mA	$V_{CC} = 5V$ CLK = 6MHz
ICC_2	Standby Supply Current		100 ^a		μA	$V_{IH} = V_{CC} - 0.2V$ $V_{IL} = 0.2V$ $V_{CC} = 5V$ CLK = (0) $V_{IH} = V_{CC} - 0.2V$ $V_{IL} = 0.2V$

Over specified temperature and voltage range.

CAPACITANCE

Symbol	Parameter	Min	Max	Unit
C	Clock Capacitance		7 ^c	pf
C_{IN}	Input Capacitance		5 ^c	pf
C_{OUT}	Output Capacitance		10 ^c	pf


Over specified temperature range; f = 1 MHz.
 Unmeasured pins returned to ground.

NOTES: 1. Parameter Test Status:

- a. Tested
 - b. Guaranteed
 - c. Guaranteed by characterization/design
2. ICC_1 is measured with 100pF capacitive only test load.

AC CHARACTERISTICS TIMING

T-75-37-07



9984043 ZILOG INC

03E 08506 D

AC CHARACTERISTICS*

T-75-37-07

Z84C40/1/2/4


Z84C4X06

No.	Symbol	Parameter	Z84C40/1/2/4		Notes
			Min	Max	
1	T _c C	Clock Cycle Time	162 ^a	DC	
2	T _w Ch	Clock Width (High)	65	DC	
3	T _f C	Clock Fall Time		20 ^b	
4	T _r C	Clock Rise Time		20 ^b	
5	T _w Cl	Clock Width (Low)	65	DC	
6	T _s AD(C)	\overline{CE} , C/D, B/A to Clock ↑ Setup Time	60 ^a		
7	T _s CS(C)	\overline{IORQ} , \overline{RD} to Clock ↑ Setup Time	60 ^a		
8	T _d C(DO)	Clock ↑ to Data Out Delay		150 ^a	
9	T _s DI(C)	Data In to Clock ↑ Setup (write or \overline{MT} Cycle)	30 ^a		
10	T _d RD(DOz)	\overline{RD} ↑ to Data Out Float Delay		90 ^b	
11	T _d IO(DOI)	\overline{IORQ} ↓ to Data Out Delay (INTACK Cycle)		120 ^a	
12	T _s M1(C)	\overline{MT} to Clock ↑ Setup Time	75 ^a		
13	T _s IE(IO)	IEI to \overline{IORQ} ↓ Setup Time (INTACK Cycle)	120 ^a		
14	T _d M1(IEO)	\overline{MT} ↓ to IEO ↓ Delay (interrupt before \overline{MT})		160 ^b	
15	T _d IEI(IEOr)	IEI ↑ to IEO ↑ Delay (after ED decode)		70 ^a	
16	T _d IEI(IEOf)	IEI ↓ to IEO ↓ Delay		70 ^a	
17	T _d C(INT)	Clock ↑ to \overline{INT} ↓ Delay		150 ^b	
18	T _d IO(W/RWf)	\overline{IORQ} ↓ or \overline{CE} ↓ to $\overline{W/RDY}$ Delay (Wait Mode)		175 ^b	
19	T _d C(W/RR)	Clock ↑ to $\overline{W/RDY}$ Delay (Ready Mode)		100 ^b	
20	T _d C(W/RWz)	Clock ↓ to $\overline{W/RDY}$ Float Delay (Wait Mode)		110 ^b	
21	Th	Any unspecified Hold when Setup is specified	0 ^b		

* Units in nanoseconds (ns).

AC CHARACTERISTICS TIMING (Continued)

T-75-37-07



T-75-37-07

Z84C40/1/2/4

Z84C4X06

AC CHARACTERISTICS (Continued)

No.	Symbol	Parameter	Min	Max	Notes
1	TwPh	Pulse Width (High)	200 ^b		2
2	TwPl	Pulse Width (Low)	200 ^b		2
3	TcTxC	$\overline{\text{Tx}}\overline{\text{C}}$ Cycle Time	330 ^b		2
4	TwTxCl	$\overline{\text{Tx}}\overline{\text{C}}$ Width (Low)	100 ^b		2
5	TwTxCh	$\overline{\text{Tx}}\overline{\text{C}}$ Width (High)	100 ^b		2
6	TdTxC(TxD)	$\overline{\text{Tx}}\overline{\text{C}}$ ↓ to TxD Delay		220 ^a	2
7	TdTxC(W/RRf)	$\overline{\text{Tx}}\overline{\text{C}}$ ↓ to W/RDY ↓ Delay (Ready Mode)		5-9 ^b	1
8	TdTxC(INT)	$\overline{\text{Tx}}\overline{\text{C}}$ ↓ to INT ↓ Delay		5-9 ^b	1
9	TcRxC	$\overline{\text{RxC}}$ Cycle Time	330 ^b		2
10	TwRxCl	$\overline{\text{RxC}}$ Width (Low)	100 ^b		2
11	TwRxCh	$\overline{\text{RxC}}$ Width (High)	100 ^b		2
12	TsRxD(RxC)	RxD to $\overline{\text{RxC}}$ ↑ Setup Time (x1 Mode)	0 ^b		2
13	ThRxD(RxC)	$\overline{\text{RxC}}$ ↑ RxD Hold Time (x1 Mode)	100 ^a		2
14	TdRxC(W/RRf)	$\overline{\text{RxC}}$ ↑ to W/RDY ↓ Delay (Ready Mode)		10-13 ^b	1
15	TdRxC(INT)	$\overline{\text{RxC}}$ ↑ to INT ↓ Delay		10-13 ^b	1
16	TdRxC(SYNC)	$\overline{\text{RxC}}$ ↑ to $\overline{\text{SYNC}}$ ↓ Delay (Output Modes)		4-7 ^a	1
17	TsSYNC(RxC)	$\overline{\text{SYNC}}$ ↓ to $\overline{\text{RxC}}$ ↑ Setup (External Sync Modes)	-100 ^b		2

*In all modes, the System Clock rate must be at least five times the maximum data rate. RESET must be active a minimum of one complete clock cycle.

1. Units equal to System Clock Periods.

2. Units in nanoseconds (ns).

MIL-STD-883 MILITARY PROCESSED PRODUCT

T-75-37-07

- Mil-Std-883 establishes uniform methods and procedures for testing microelectronic devices to insure the electrical, mechanical, and environmental integrity and reliability that is required for military applications.
- Mil-Std-883 Class B is the industry standard product assurance level for military ground and aircraft application.
- The total reliability of a system depends upon tests that are designed to stress specific quality and reliability concerns that affect microelectronic products.
- The following tables detail the 100% screening and electrical tests, sample electrical tests, and Qualification/Quality Conformance testing required.

Zilog Military Product Flow




Table I
MIL-STD-883 Class B Screening Requirements
Method 5004

Test	Mil-Std-883 Method	Test Condition	Requirement
Internal Visual	2010	Condition B	100%
Stabilization Bake	1008	Condition C	100%
Temperature Cycle	1010	Condition C	100%
Constant Acceleration (Centrifuge)	2001	Condition E or D ^(Note 1) , Y ₁ Axis Only	100%
Initial Electrical Tests		Zilog Military Electrical Specification Static/DC T _C = +25°C	100%
Burn-In	1015	Condition D ^(Note 2) , 160 hours, T _A = +125°C	100%
Interim Electrical Tests		Zilog Military Electrical Specification Static/DC T _C = +25°C	100%
PDA Calculation		PDA = 5%	100%
Final Electrical Tests		Zilog Military Electrical Specification Static/DC T _C = +125°C, -55°C Functional, Switching/AC T _C = +25°C	100%
Fine Leak	1014	Condition B	100%
Gross Leak	1014	Condition C	100%
Quality Conformance Inspection (QCI)			
Group A	Each Inspection Lot	5005 (See Table II)	Sample
Group B	Every Week	5005 (See Table III)	Sample
Group C	Periodically ^(Note 3)	5005 (See Table IV)	Sample
Group D	Periodically ^(Note 3)	5005 (See Table V)	Sample
External Visual	2009		100%
QA--Ship			100%

NOTES:

1. Applies to larger packages which have an inner seal or cavity perimeter of two inches or more in total length or have a package mass of ≥5 grams.
2. In process of fully implementing of Condition D Burn-In Circuits. Contact factory for copy of specific burn-in circuit available.
3. Performed periodically as required by Mil-Std-883, paragraph 1.2.1 b(17).

9984043 ZILOG INC

03E 08511 D

Table II Group A
Sample Electrical Tests
MIL-STD-883 Method 5005

T-75-37-07

Subgroup	Tests	Temperature (Tc)	LTPD Max Accept = 2
Subgroup 1	Static/DC	+25°C	2
Subgroup 2	Static/DC	+125°C	3
Subgroup 3	Static/DC	-55°C	5
Subgroup 7	Functional	+25°C	2
Subgroup 8	Functional	-55°C and +125°C	5
Subgroup 9	Switching/AC	+25°C	2
Subgroup 10	Switching/AC	+125°C	3
Subgroup 11	Switching/AC	-55°C	5

NOTES:

- The specific parameters to be included for tests in each subgroup shall be as specified in the applicable detail electrical specification. Where no parameters have been identified in a particular subgroup or test within a subgroup, no Group A testing is required for that subgroup or test.
- A single sample may be used for all subgroup testing. Where required size exceeds the lot size, 100% inspection shall be allowed.
- Group A testing by subgroup or within subgroups may be performed in any sequence unless otherwise specified.

Table III Group B T-75-37-07
 Sample Test Performed Every Week to
 Test Construction and Insure Integrity of Assembly Process.
 MIL-STD-883 Method 5005

Subgroup	Mil-Std-883 Method	Test Condition	Quantity or LTPD/Max Accept
Subgroup 1 Physical Dimensions	2016		2/0
Subgroup 2 Resistance to Solvents	2015		4/0
Subgroup 3 Solderability	2003	Solder Temperature +245°C ± 5°C	15(Note 1)
Subgroup 4 Internal Visual and Mechanical	2014		1/0
Subgroup 5 Bond Strength	2011	C	15(Note 2)
Subgroup 6 (Note 3) Internal Water Vapor Content	1018	1000 ppm. maximum at +100°C	3/0 or 5/1
Subgroup 7 (Note 4) Seal 7a) Fine Leak 7b) Gross Leak	1014	7a) B 7b) C	5
Subgroup 8 (Note 5) Electrostatic Discharge Sensitivity	3015	Zilog Military Electrical Specification Static/DC T _C = +25°C A = 20-2000V B = >2000V Zilog Military Electrical Specification Static/DC T _C = +25°C	15/0

NOTES:

1. Number of leads inspected selected from a minimum of 3 devices.
2. Number of bond pulls selected from a minimum of 4 devices.
3. Test applicable only if the package contains a dessicant.
4. Test not required if either 100% or sample seal test is performed between final electrical tests and external visual during Class B screening.
5. Test required for initial qualification and product redesign.

9984043 ZILOG INC

03E 08513 D

T-75-37-07

Table IV Group C
Sample Test Performed Periodically to Verify Integrity of the Die.
MIL-STD-883 Method 5005

Subgroup	MIL-Std-883 Method	Test Condition	Quantity or LTPD/Max Accept
Subgroup 1			
Steady State Operating Life	1005	Condition D ^(Note 1) , 1000 hours at +125°C	5
End Point Electrical Tests		Zilog Military Electrical Specification T _C = +25°C, +125°C, -55°C	
Subgroup 2			
Temperature Cycle	1010	Condition C	
Constant Acceleration (Centrifuge)	2001	Condition E or D ^(Note 2) , Y ₁ Axis Only	
Seal	1014		15
2a) Fine Leak		2a) Condition B	
2b) Gross Leak		2b) Condition C	
Visual Examination	1010 or 1011		
End Point Electrical Tests		Zilog Military Electrical Specification T _C = +25°C, +125°C, -55°C	

NOTE:

1. In process of fully implementing Condition D Burn-In Circuits. Contact factory for copy of specific burn-in circuit available.
2. Applies to larger packages which have an inner seal or cavity perimeter of two inches or more in total length or have a package mass of ≥5 grams.

Table V Group D
Sample Test Performed Periodically to Insure Integrity of the Package.
MIL-STD-883 Method 5005

Subgroup	Mil-Std-883 Method	Test Condition	Quantity or LTPD/Max Accept
Subgroup 1 Physical Dimensions	2016		15
Subgroup 2 Lead Integrity	2004	Condition B ₂ or D ^(Note 1)	15
Subgroup 3 Thermal Shock	1011	Condition B minimum, 15 cycles minimum	
Temperature Cycling	1010	Condition C, 100 cycles minimum	15
Moisture Resistance	1004		
Seal	1014		
3a) Fine Leak		3a) Condition B	
3b) Gross Leak		3b) Condition C	
Visual Examination	1004 or 1010		
End Point Electrical Tests		Zilog Military Electrical Specification T _C = +25°C, +125°C, -55°C	
Subgroup 4 Mechanical Shock	2002	Condition B minimum	
Vibration Variable Frequency	2007	Condition A minimum	
Constant Acceleration (Centrifuge)	2001	Condition E or D ^(Note 2) , Y ₁ Axis Only	15
Seal	1014		
4a) Fine Leak		4a) Condition B	
4b) Gross Leak		4b) Condition C	
Visual Examination	1010 or 1011		
End Point Electrical Tests		Zilog Military Electrical Specification T _C = +25°C, +125°C, -55°C	
Subgroup 5 Salt Atmosphere	1009	Condition A minimum	
Seal	1014		15
5a) Fine Leak		5a) Condition B	
5b) Gross Leak		5b) Condition C	
Visual Examination	1009		
Subgroup 6 Internal Water Vapor Content	1018	5,000 ppm. maximum water content at +100°C	3/0 or 5/1
Subgroup 7 ^(Note 3) Adhesion of Lead Finish	2025		15 ^(Note 4)
Subgroup 8 ^(Note 5) Lid Torque	2024		5/0

NOTES:

1. Lead Integrity Condition D for leadless chip carriers.
2. Applies to larger packages which have an inner seal or cavity perimeter of two inches or more in total length or have a package mass of ≥5 grams.
3. Not applicable to leadless chip carriers.
4. LTPD based on number of leads.
5. Not applicable for solder seal packages.

9984043 ZILOG INC

03E 08515 D

ORDERING INFORMATION

T-75-37-07

CMOS Z80 SIO

40-pin DIP

- Z84C4006CMB
- Z84C4106CMB
- Z84C4206CMB
- Z84C4006CME
- Z84C4106CME
- Z84C4206CME

Codes

PACKAGE

C = Ceramic

TEMPERATURE

M = -55°C to +125°C

ENVIRONMENTAL

Preferred


E = Hermetic Standard

B = 833 Class B Military

Example:

Z84C4006CMB is a CMOS 8440, 6 MHz, Ceramic DIP, -55 C to 125 C, 883C Standard Flow

Z 84C40 06 C M B




9984043 ZILOG INC

03E 08516 D

PACKAGE INFORMATION

T-75-37-07



40-Pin Ceramic Dual In-line Package (DIP)