## GENERAL DESCRIPTION

The XRT94L43 is an SDH to PDH physical layer processor with integrated SONET OC-12 and 12 DS3/E3 framing controller. The XRT94L43 contains an integral SONET framer which provides framing and error accumulation in accordance with ANSI/ITUT specifications. For a multiple channel DS3/E3 feature, each channel contains identical elements. The configuration of this device is through internal registers accessible via an 8-bit parallel, memory mapped, microprocessor interface.
The SONET/SDH transmit and receive blocks are used to transmit/receive an STS-12/STM-4 signals or compose and decompose 12, STS-1/DS3/E3 signals. The blocks operate at a peak internal clock speed of 77 MHz and support 8-bit internal data paths. The transmit and receive blocks are compliant with both SONET and SDH standards.

The XRT94L43 performs all SONET transport and path overhead processing for use in broadband data transport applications.

## FEATURES

- Single Chip solution for 12 DS3/E3 to SONET/SDH Mapping
- Generates and terminates SONET section, line and path layers.
- Provides SONET frame scrambling and descrambling.
- Differential Line Interfaces
- 8-bit microprocessor interface
- Requires +2.5 and +3.3 V power supplies with +5 V input tolerance
- $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ Operating Temperature Range
- Available in a 516 Ball PBGA package


## APPLICATIONS

- Network switches
- Concentrators
- Frame Relay Switches
- SONET Customer Premises Multiplexers
- Network Access Equipment
- Test/Monitoring Equipment

Figure 1. Block Diagram of the XRT94L43 when Configured in SONET Mode


Figure 2. Block Diagram of the XRT94L43 when Configured in SDH/TUG-3 Mode


Figure 3. Block Diagram of the XRT94L43 when Configured in SDHIAU-3 Mode


## PRODUCT FEATURES

## SONET TRANSMITTER

- Generates and Transmits Standard STS-12/STM-4 data
- Generates and Transmits either an STM-4/TUG-3 or STM-4/AU-3 signals for SDH applications
- Conforms to ITU-T 1.432, ANSI T1.105 and Bellcore GR-253 Standards
- Performs SONET frame insertion and accepts external frame synchronization
- Performs Optional Transmit Data Scrambling
- Permits the user to externally insert their own values for the POH and TOH into the outbound STS-12/STM-4 traffic
- Generates transmit payload pointer ( $\mathrm{H} 1, \mathrm{H} 2$ ) (fixed at 522 ) with NDF insertion
- Inserts A1/A2 with optional error mask
- Computes and inserts BIP-8 (B1,B2) with optional error mask
- Generates and transmits REI-L and RDI-L either upon Software Command or automatically based upon errors and defects that are detected/declared by the SONET Receiver.
- Permits the user to transmit the LOS pattern via Software Command.
- Generates and transmits RDI-P and REI-P either upon Software Command or automatically based upon errors and defects that are detected/declared by the SONET Receiver.
- Inserts the fixed-stuff columns, calculates and inserts the B3 byte value into each outbound STS-1 SPE/VC3 or STS-3c SPE/VC-4


## SONET RECEIVER

- Receives and processes standard STS-12/STM-4 signals
- Receives and processes either an STM-4/TUG-3 or STM-4/AU-3 signal for SDH Applications
- Permits the user to fully program the B2 Byte Error-rate thresholds for declaration and clearance of the SD and SF defect conditions
- Provides section trace buffer with mismatch detection and invalid message detection
- Performs SONET Frame Synchronization
- Supports NDF, positive stuff and negative stuff for pointer processor
- Performs receive data de-scrambling
- Performs POH and TOH interpretation/extraction
- Interprets payload pointer (H1,H2)
- Extracts data communication channels from D1-D3 and D4-D12
- Declares and Clears the SEF (Severely Erred Frame), LOF (Loss of Frame) and LOS (Loss of Signal) defect conditions
- Declares and clears the Line AIS (AIS-L) and the Line Remote Defect Indicator (RDI-L) defect conditions
- Declares and Clears the Path - AIS (AIS-P), Loss of Pointer (LOP-P) and Path - Unequipped (UNEQ-P) defect conditions.
- Supports either the Single-Bit or Extended form of RDI-P
- Monitors the Path Signal Label and declares/clears the PLM-P defect condition
- Contains 12 on-chip 64 byte Expected Receive Path Trace Message Buffer, in which the user will load in an expected Path Trace Message
- Contains 12 on-chip 64 byte Actual" Receive Path Trace Message Buffers, that will contain the actual Received Path Trace Message
- The SONET Receiver will use the contents within both the Expected and Actual Receive Path Trace Message Buffers to either declare or clear the TIM-P defect condition
- Computes and verifies the B3 bytes within each incoming STS-1 SPE/VC-3 or STS-3c SPE/VC-4 and increments on-chip Performance Monitoring registers each time it detects B3 byte errors.
- Detects and Flags Line - Remote Error Indicator (REI-L) and Path - Remote Error Indicator (REI-P) events, and increments on-chip Performance Monitoring registers each time it detects REI-L or REI-P events
- Computes and verifies both the B1 and B2 bytes within the incoming STS-12/STM-4 data-stream and increments on-chip Performance Monitoring registers each time it detects B1 or B2 byte errors


## MAPPER

- Maps DS3 data into/De-maps DS3 data from an STS-1 SPE per the requirements in Telcordia GR-253CORE
- Maps DS3/E3 data into/De-Maps DS3/E3 data from a VC-3 per ITU-T G. 707
- Implements AU-3 to VC-3 multiplexing and de-multiplexing


## DS3 RECEIVE FRAMER

- Offers off-line framing algorithm
- Complies with the standards as: Bellcore TR-NWT-000499 and TR-NWT-000009
- Supports overhead extraction
- Detects and flags LCV (Line Code Violations) and EXZ (Excessive Zero Events).
- Reports and counts FEBE
- HDLC controller complies with ITU-T Q. 921 LAPD protocol
- Provides Line and Local Loop-backs
- Supports either the M13 or the C-bit Parity Framing formats
- Supports B3ZS line decoding which can be user enabled.Replaces valid BOV or 00 V with 3 zeros
- Synchronizes to incoming frame based upon 10 valid $F$ bits followed by 3 consecutive valid $M$ frames, Offers optional AIC-bit or parity verification before declaration of sync
- Detects Out of Frame (OOF) upon 3 or 6 F bits out of 15 F bits in error or 1 or more M bits in 3 of 4 consecutive frames in error
- Detects Loss of Signal (LOS) upon encountering 180 consecutive 0's and clears on at least 60 of successive received 1's.Offers optional disable
- Detects idle state by checking C-bit in subframe 3 are all zero, X-bits are one and repeating 11001100 payloads. Declaration occurs when all the above conditions persist for 63 M -frames. Clears the condition when 63 valid M-frames are received
- Detects AIS with different algorithm
- Computes and verifies P and CP -Bits
- Validate FERF bits, sets to one when both X-bits are zero and clears when they are One
- Detects and validates FEAC codes upon 8 out of 10 last identical received codes.Invalidates on 3 in 10 mismatch
- Provides 15-bit PRBS lock


## DS3 TRANSMIT FRAMER

- Offers following frame generation mechanism: Asynchronous operation, using receive side clock, external framing
- Supports either C-bit operation or M13 operation: optional all C bits set to "1" or C-bit parity ID bit (C11) toggled in each frame for M13 operation
- Provides start of frame control with external pin
- Inserts frame overhead bits via External serial port or Internal generation
- Generates and checks parity
- Automatically transmits the DS3 FERF/REI indicator whenever the DS3 Receiver declares either the DS3 LOS, DS3 AIS or DS3 OOF defect conditions.
- Permits the user to control the DS3 FEBE/REI bit-fields via Software Control, or to automatically transmit the FEBE/REI indicator whenever the DS3 Receiver detects CP-Bit or Framing (F or M) bit errors
- Provides FEAC channel processing including generation of valid FEAC patterns and transmissions of all 1's upon programming of idle code
- Inserts path maintenance data link through HDLC transmitter which contains the following features:

AM for storage of entire LAPD message
Selection of message length to 82 or 76 bytes
Optional frame header generation
Generation of flag sequences
Computation and insertion of CRC
Zero stuffing
Register bits for communication with microprocessor
Interrupt generation upon transmission of message

- LOS Insertion enabled by register bit
- AIS Insertion enabled by register bit or pin
- Idle signal insertion enabled by register bit
- Supports B3ZS encoding
- Generates AIS, Idle and Yellow force alarms
- Inserts errors optionally in the P, F, FEBE and M bits
- Provides 15-bit PRBS generator


## E3 RECEIVE FRAMER

- Offers off-line framing algorithm
- Complies with standards as: ITU-T G. 751 and G. 832
- Provides line code violation detection and excess zero count
- LAPD controller complies with ITU Q. 921 LAPD protocol
- Provides local loop-back
- Supports G. 751 and G. 832 framing formats
- Supports HDB3 line decoding which can be user enabled. Replaces valid B00V or 000V with 4 zero's
- Synchronizes to incoming frame based upon occurrence of two sets of FA1, FA2 with expected separation G. 832 or detection of three consecutive frame alignment signals (FAS) - G. 751
- Detects Out of Frame (OOF) upon 4 consecutive invalid frames
- Detects Loss of Signal (LOS) upon encountering 32 consecutive 0's and clears on occurrence of 32 bits without a string of 40 s
- Detects AIS if 7 or less 0s detected in each of 2 consecutive frames and clears if more than seven 0's detected in each of 2 consecutive frames
- Calculation and comparison of BIP-8 (G.832) or BIP-4 (G.751). BIP-4 calculation can be disabled
- Supports overhead extraction
- Microprocessor access to TR trail trace message - 16 TTB registers (G.832) or service (Alarm and Nation) bits (G.751)
- Detects MA FERF if 3 or 5 consecutive MA MSBs are 1and clears if 3 or 5 consecutive MA MSBs are 0 (only E3 G.832)
- Indicates last validated FERF value and interrupt upon a change in validated FERF value
- Extracts payload type (MA) bits and stores in a register (Only E3 G.832)
- Extracts Timing Marker bit and checks for consistency over 3 or 5 consecutive frames (only E3 G.832)
- Extracts Synchronous Status Message bits and stores it in register bits when enabled (only G.832)
- Overhead output on synchronous serial interface


## E3 TRANSMIT FRAMER

- Offers following frame generation mechanism: Asynchronous operation, using receive side clock, external framing
- Supports either G. 751 or G .832 framing format
- Generates and checks parity BIP-8 (G.832), BIP-4 (G.751) BIP-4 computation can be disabled
- Inserts data link message through E3 data line channel which contains the following features:

Insertion into NR or GC byte (programmable through register bit) (E3 G. 832 only)
Insertion into Nation bit in case of E3 G. 751 when LAPD is enabled
RAM storage of entire LAPD message
Selection of message length to 82 or 76 bytes
Generation of flag sequences
Computation and insertion of CRC-16
Zero stuffing
Register bits for communication with microprocessors
Interrupt generation upon complete transmission of message

- LOS insertion enabled by register bit to force all 0 s in the transmit stream
- AIS insertion enabled by register bit and/or pin to force all 1's in the transmit stream
- Supports HDB3 encoding enabled by register bit
- Inserts frame overhead bits via External serial/nibble port (except for FA1,FA2 and EM bytes in case of E3 G. 832 and FAS and BIP-4 in case of G.751) or through external overhead interface or from configuration register or internal generation
- Inserts FA1, FA2, EM, TR, MA and GC bytes into G. 832 stream or FAS service bits and BIP4 (if enabled) into G. 751 stream
- Inserts MA,NR,GC and TR (TTB) from microprocessor accessible registers (service bit for G.751)
- Inserts FEBE in MA upon receipt of EM byte errors.Programmable through register bit (G.832)
- Asserts FERF upon any combination of LOS,OOF or AIS received from receiver (G.832)
- Inserts synchronous status message from microprocessor accessible registers, when enabled (G.832)
- Error masks for framing bytes, and computed parity (BIP-8 in case of G. 832 and BIP-4 in case of G.751)
- Optionally accepts overhead bits (except FA bytes for G. 832 and FAS bits for G.751) from input interface


## E3/DS3/STS-1 DE-JITTERING/DE-SYNC CIRCUIT

- Meets the E3/DS3/STS-1 jitter requirements
- Compliant with jitter transfer template outlined in ITU G.751,G.752,G.755 and GR-499-CORE
- Meets output jitter requirement as specified by ETSI TBR24
- Meets the jitter and wander specifications described in T1.105.03b,GR-253 and GR-499 standards
- Performs the De-synchronizer function and pointer adjustments for STS-1 to DS3 mapping


## PERFORMANCE MONITORING

- Supports line and path performance monitoring
- Provides 32-bit saturating counter of OOF errors
- Provides 32-bit saturating counter LOF errors
- Provides 32-bit saturating counter of LOS errors
- Provides 32-bit saturating counter of SD errors
- Provides 32-bit saturating counter of SF errors
- Provides 32-bit saturating counter B3 errors
- Provides 32-bit saturating counter of the line RDI, path AIS,REI-L errors, REI-P errors and BIP-8(B1,B2),B3 errors and loss of pointer
- Provides 16-bit saturating counter of DS3 framing bit errors, DS3 frame parity errors, line code violations, frame parity (BIP) errors, DS3 frame CP bit errors and DS3 Far-End Block errors
- One second statistics

1. Bipolar violations
2. Frames with parity errors
3. Frames with CP bit errors
4. Errored second indication
5. Severely errored second indication

## INTERRUPT, STATUS AND TEST

- Provides individually maskable interrupts
- Provides one second interrupt generations
- Generates interrupts from the following causes:
- DS3 OOF status change, LOS status change, DS3 AIS status, LAPD message received, DS3 parity error,DS3 FEAC validation, DS3 FEAC removal, DS3 IDLE status change, FEBE (E3) change, DS3 FERF change, DS3 format change (AIC), LAPD end of message transmission and DS3 FEAC end of message transmission, DS3 Framing alignment change, SONET OOF status change and COFA
- Provides local and remote line loopback
- Provides SONET remote loopback

| Part Number | Package Type | Operating Temperature Range |
| :---: | :---: | :---: |
| XRT94L43IB | 516 Ball BGA | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |

Figure 4. Pin Out of the XRT94L43


## TABLE OF CONTENTS

GENERAL DESCRIPTION ..... 1
FEATURES ..... 1
APPLICATIONS ..... 1
Figure 1. Block Diagram of the XrT94L43 when Configured in SONET Mode ..... 2
Figure 2. Block Diagram of the XrT94L43 when Configured in SDH/TUG-3 Mode ..... 3
Figure 3. Block Diagram of the XrT94L43 when Configured in SDH/AU-3 Mode. ..... 3
PRODUCT FEATURES ..... 4
SONET TRANSMITTER ..... 4
SONET RECEIVER. ..... 4
MAPPER ..... 5
DS3 Receive Framer ..... 5
DS3 Transmit Framer ..... 6
e3 Receive Framer ..... 6
E3 Transmit Framer ..... 7
E3/DS3/STS-1 De-Jittering/De-Sync Circuit ..... 8
Performance Monitoring ..... 8
Interrupt, Status and Test ..... 8
Ordering Information ..... 10
Figure 4. Pin Out of the Xrt94L43 ..... 10
Table of Contents ..... I
PIN DESCRIPTIONS - DIRECT ADDRESSING ..... 8
MiCROPROCESSOR INTERFACE ..... 8
SONET/SDH Serial Line Interface Pins ..... 13
STS-12/STM-4 Telecom Bus Interface - Transmit Direction ..... 19
STS-12/STM-4 Telecom Bus Interface - Receive Direction ..... 22
SONET/SDH Overhead Interface - Transmit Direction ..... 24
STS-3/STM-1 Telecom Bus Interface - Transmit Direction ..... 33
RxSTS-1 TOH/POH Interface. ..... 82
STS-3/STM-1 TELECOM Bus Interface - Receive Direction ..... 85
Receive Transport Overhead Interface. ..... 128
General Purpose Input/Output ..... 135
Clock Inputs ..... 139
Boundary Scan ..... 139
Miscellaneous Pins ..... 139
Power Supply Pins ..... 140
$V D D=3.3 V$ ..... 140
VDD (2.5V). ..... 140
GROUND. ..... 142
No CONNECTS. ..... 142
PIN DESCRIPTIONS - INDIRECT ADDRESSING ..... 144
Microprocessor Interface ..... 144
SONET/SDH SERIal Line Interface Pins ..... 146
STS-12/STM-4 TELECOM Bus Interface - Transmit Direction ..... 153
STS-12/STM-4 TELECOM Bus Interface - Receive Direction ..... 156
SONET/SDH OVERHEAD Interface - Transmit Direction ..... 158
STS-3/STM-1 Telecom Bus Interface - Transmit Direction ..... 167
RxSTS-1 TOH/POH IntERFACE. ..... 219
STS-3/STM-1 Telecom Bus Interface - Receive Direction ..... 222
Receive Transport Overhead Interface. ..... 272
General Purpose input/Output ..... 279
Clock Inputs ..... 287
Boundary Scan ..... 287
Miscellaneous Pins ..... 287
Power Supply Pins ..... 288
$V D D=3.3 V$. ..... 288
VDD (2.5V) ..... 288
GROUND ..... 290
No Connects ..... 290
DC ELECTRICAL CHARACTERISTICS ..... 292
DC Characteristics for TTL input/CMOS output ..... 292
DC Characteristics for LVPECL I/O ..... 292
AC ELECTRICAL CHARACTERISTICS ..... 293
1.0 MICROPROCESSOR INTERFACE TIMING FOR REVISION D SILICON ..... 293
1.1 MICROPROCESSOR INTERFACE TIMING - ASYNCHRONOUS INTEL MODE ..... 293
Figure 5. Asynchronous Mode 1 - Intel Type Programmed i/O Timing (Write Cycle) ..... 293
Figure 6. Asynchronous Mode 1 - Intel Type Programmed I/o timing (Read Cycle), ..... 293
Table 1: Timing Information for the Microprocessor Interface, when configured to operate in the intel Asynchronous Mode ..... 294
1.2 MICROPROCESSOR INTERFACE TIMING - ASYNCHRONOUS MOTOROLA (68K) MODE ..... 294
Figure 7. Asynchronous Mode 2 - Motorola 68K Programmed I/O Timing (Write Cycle) ..... 294
Figure 8. Asynchronous Mode 2 - Motorola 68K Programmed i/O Timing (Read Cycle) ..... 295
Table 2: Timing information for the Microprocessor Interface when configured to operate in the Motorola (68K) Asyn- chronous Mode ..... 295
1.3 MICROPROCESSOR INTERFACE TIMING - POWER PC 403 SYNCHRONOUS MODE ..... 296
Figure 9. Synchronous Mode 3 - ibM PowerPC 403 interface timing (Write Cycle). ..... 296
Figure 10. Synchronous Mode 3 - IBM PowerPC 403 Interface Timing (Read Cycle) ..... 297
TAble 3: Timing Information for the Microprocessor Interface, when configured to operate in the ibm Power PC403 Mode 297
1.4 MICROPROCESSOR INTERFACE TIMING - IDT3051/52 MODE. ..... 298
Figure 11. Synchronous Mode 4 - IDT3051/52 Interface Timing (Write Cycle) ..... 298
Figure 12. Synchronous Mode 4 - IDT3051/52 Interface Timing (Read Cycle). ..... 299
Table 4: Timing information for the Microprocessor Interface, when configured to operate in the idt3051/52 Mode 299
2.0 STS-12ISTM-4 TELECOM BUS INTERFACE TIMING INFORMATION ..... 299
2.1 STS-12/STM-4 TELECOM BUS INTERFACE TIMING INFORMATION ..... 300
2.2 THE TRANSMIT STS-12/STM-4 TELECOM BUS INTERFACE TIMING ..... 300
Figure 13. Waveforms of the Signals that are output via the Transmit STS-12/STM-4 Telecom Bus Interface ..... 300
Figure 14. Timing relationships between the TxSBFP input pin and the Txa_CLK output pin within the Transmit STS-12/STM-4 Telecom Bus Interface301
Table 5: Timing Information for the Transmit STS-12/StM-4 Telecom Bus Interface ..... 301
2.3 THE RECEIVE STS-12/STM-4 TELECOM BUS INTERFACE TIMING ..... 301
Figure 15. Waveforms of the Signals that are Input Via the Receive Sts-12/StM-4 Telecom Bus interface ..... 302
Table 6: Timing Information for the Receive STS-12/STM-4 Telecom Bus Interface ..... 302
3.0 STS-12/STM-4 PECL INTERFACE TIMING INFORMATION ..... 303
3.1 THE RECEIVE STS-12/STM-4 PECL INTERFACE TIMING ..... 303
Figure 16. Waveforms of the Signals that are input via the Receive STS-12/STM-4 PECL Interface. ..... 303
Table 7: Timing Information for the Receive STS-12/STM-4 PECL Interface ..... 303
3.2 THE TRANSMIT STS-12/STM-4 PECL INTERFACE BLOCK ..... 304
Figure 17. Waveforms of the Transmit STS-12/StM-4 PECL Interface Signals ..... 304
Table 8: Timing Information for the Transmit STS-12/STM-4 PECL Interface ..... 304
4.0 DS3/E3/STS-1 LIU INTERFACE TIMING INFORMATION ..... 304
4.1 INGRESS DS3/E3/STS-1 INTERFACE TIMING ..... 304
FIGURE 18. WAVEFORMS OF THE DS3/E3/STS-1 SIGNALS THAT ARE INPUT TO THE DS3/E3/STS-1 LIU INTERFACE IN THE INGRESS DIRECTION305
4.2 INGRESS TIMING FOR DS3/E3 APPLICATIONS ..... 305
Table 9: Timing information for the ingress DS3/E3/STS-1 LIU interface for DS3/E3 applications when the DS3/E3 framerbLock has been configured to sample the DS3/E3/STS_1_DATA_IN AND DS3/E3/STS_1_NEG_IN INPUT PINS UPON THERISING EDGE OF DS3/E3/STS 1 CLOCK IN305
Table 10: Timing Information for the ingress DS3/E3/STS-1 LiU interface for DS3/E3 Applications and when the DS3/E3FRamer Block has been configured to sample the DS3/E3/STS_1_DATA_IN and DS3/E3/STS_1_NEG_IN input pinsUPON THE FALLING EDGE OF DS3/E3/STS_1_CLOCK_IN306
4.3 INGRESS TIMING FOR STS-1/STM-0 APPLICATIONS ..... 306
TABLE 11: TIMING Information for the Ingress DS3/E3/STS-1 LIU Interface for STS-1/STM-0 Applications ..... 306
4.4 THE EGRESS DS3/E3/STS-1 INTERFACE TIMING ..... 306
Figure 19. Waveforms of the DS3/E3/STS-1 signals that are output from the DS3/E3/STS-1 LIU Interface (in the Receive/Egress Direction).307

### 4.5 EGRESS TIMING FOR DS3/E3 APPLICATIONS

Table 12: Timing Information for the Egress DS3/E3/STS-1 LIU Interface for DS3/E3 Applications and when the DS3/E3 Framer Block has been configured to output the outbound DS3/E3 data (VIA the DS3/E3/STS_1_DATA_OUT and DS3/E3/STS_1_NEG_OUT OUTPUT PINS) UPON THE RISING EDGE OF DS3/E3/STS_1_CLOCK_OUT 307
Table 13: Timing Information for the Egress DS3/E3/STS-1 LIU Interface for DS3/E3 Applications and when the DS3/E3 FRAMER BLOCK HAS bEEN CONFIGURED TO OUTPUT THE OUTBOUND DS3/E3 DATA (VIA THE DS3/E3/STS_1_DATA_OUT AND DS3/E3/STS_1_NEG_OUT OUTPUT PINS) UPON THE FALLING EDGE OF DS3/E3/STS_1_CLOCK_OUT ..................... 307
4.6 EGRESS TIMING FOR STS-1/STM-0 APPLICATIONS ..... 308
Table 14: Timing Information for the Egress DS3/E3/STS-1 LiU Interface for STS-1/STM-0 Applications ..... 308
5.0 STS-3/STM-1 TELECOM BUS INTERFACE TIMING INFORMATION ..... 308
5.1 STS-3/STM-1 TELECOM BUS INTERFACE TIMING INFORMATION ..... 308
5.2 THE RECEIVE STS-3/STM-1 TELECOM BUS INTERFACE TIMING ..... 308
Figure 20. Waveforms of the Signals that are output via the Receive STS-3/StM-1 Telecom Bus Interface ..... 309
Table 15: Timing Information for the Receive STS-3/STM-1 Telecom Bus Interface ..... 309
5.3 THE TRANSMIT STS-3/STM-1 TELECOM BUS INTERFACE TIMING ..... 309
Figure 21. Waveforms of the signals that are input via the Transmit STS-3/StM-1 Telecom Bus Interface ..... 310
Table 16: Timing Information for the Transmit STS-3/STM-1 Telecom Bus Interface ..... 310
6.0 TRANSMIT TOH OVERHEAD INPUT PORT ..... 310
6.1 TRANSMIT TOH OVERHEAD INPUT PORT ..... 310
Figure 22. Timing Waveform of the Transmit TOH Overhead Input Port ..... 311
Table 17: Timing Information for the Transmit TOH Overhead Input Port ..... 311
7.0 TRANSMIT POH OVERHEAD INPUT PORT ..... 311
7.1 TRANSMIT POH OVERHEAD INPUT PORT ..... 311
Figure 23. Timing Waveform of the Transmit POH Overhead infut Port ..... 312
Table 18: Timing Information for the Transmit POH Overhead Input Port ..... 312
8.0 TRANSMIT ORDERWIRE (E1, F1, E2) BYTE OVERHEAD INPUT PORT ..... 312
8.1 TRANSMIT E1, F1, E2 (ORDER-WIRE) BYTE OVERHEAD INPUT PORT ..... 312
Figure 24. Timing Waveform of the Transmit Order-Wire Byte Overhead Input Port ..... 313
Table 19: Timing Information for the Transmit Order-Wire Byte Overhead Input Port ..... 313
9.0 TRANSMIT SECTION DCC INSERTION INPUT PORT ..... 313
9.1 TRANSMIT SECTION DCC INSERTION INPUT PORT ..... 313
Figure 25. Timing Waveform of the Transmit Section DCC Overhead Insertion Port ..... 314
Table 20: Timing Information for the Transmit Order-Wire Byte Overhead Input Port ..... 314
10.0 TRANSMIT LINE DCC INSERTION INPUT PORT ..... 314
10.1 TRANSMIT LINE DCC INSERTION INPUT PORT ..... 314
Figure 26. Timing Waveform of the Transmit Line DCC insertion input Port ..... 315
Table 21: Timing Information for the Transmit Line DCC insertion input Port ..... 315
11.0 RECEIVE TOH OVERHEAD OUTPUT PORT ..... 315
11.1 RECEIVE TOH OVERHEAD OUTPUT PORT ..... 315
Figure 27. Timing Waveform of the Receive TOH Overhead Output Port ..... 316
Table 22: Timing Information for the Receive toh Overhead Output Port ..... 316
12.0 RECEIVE POH OVERHEAD OUTPUT PORT ..... 316
12.1 RECEIVE POH OVERHEAD OUTPUT PORT ..... 316
Figure 28. Timing Waveform of the Receive POH Overhead Output Port ..... 317
Table 23: Timing Information for the Receive PoH Overhead Output Port ..... 317
13.0 RECEIVE ORDERWIRE (E1, F1, E2) BYTES OVERHEAD OUTPUT PORT ..... 317
13.1 RECEIVE E1, F1, E2 (ORDER-WIRE) BYTE OVERHEAD OUTPUT PORT ..... 317
Figure 29. Timing Waveform of the Receive Order-Wire Byte Overhead Output Port ..... 318
Table 24: Timing Information for the Receive Order-Wire Byte Overhead Output Port ..... 318
14.0 RECEIVE SECTION DCC EXTRACTION OUTPUT PORT ..... 318
14.1 RECEIVE SECTION DCC OUTPUT PORT ..... 318
Figure 30. Timing Waveform of the Receive Section DCC Output Port ..... 319
Table 25: Timing Information for the Receive Section DCC Output Port ..... 319
15.0 RECEIVE LINE DCC EXTRACTION OUTPUT PORT ..... 319
15.1 RECEIVE LINE DCC OUTPUT PORT ..... 319
Figure 31. timing Waveform of the Receive Line DCC Output Port ..... 320
table 26: Timing Information for the Receive Line DCC Output Port ..... 320
ORDERING INFORMATION ..... 321
PACKAGE DIMENSIONS ..... 321
Revision History ..... 322

Experience Our Connectivity.

PIN DESCRIPTIONS - DIRECT ADDRESSING

## MICROPROCESSOR INTERFACE

| PIN \# | SIGNAL NAME | I/O | SIGNAL <br> TYPE | DEsCRIPTION |
| :--- | :--- | :--- | :--- | :--- |
| U22 | PCLK |  |  |  |

MICROPROCESSOR INTERFACE

| PIN \# | Signal Name | 1/O | SIGNAL TYPE | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { T22 } \\ & \text { R22 } \\ & \text { U24 } \\ & \text { R21 } \\ & \text { W26 } \\ & \text { T25 } \\ & \text { R25 } \\ & \text { R26 } \end{aligned}$ | $\begin{aligned} & \text { PDATA_0 } \\ & \text { PDATA_1 } \\ & \text { PDATA_2 } \\ & \text { PDATA_3 } \\ & \text { PDATA_4 } \\ & \text { PDATA_5 } \\ & \text { PDATA_6 } \\ & \text { PDATA_7 } \end{aligned}$ | I/O | TTL | Bi-Directional Data Bus Pins (Microprocessor Interface): <br> These pins are used to drive and receive data over the bi-directional data bus,, whenever the Microprocessor performs READ or WRITE operations with the Microprocessor Interface of the XRT94L43. |
| Y26 | $\begin{aligned} & \overline{\mathrm{WR}} / \\ & \mathrm{R} / \overline{\mathrm{W}} \end{aligned}$ | I | TTL | Write Strobe/Read-Write operation Identifier: <br> The function of this input pin depends upon which mode the Microprocessor Interface has been configured to operate in. <br> Intel-Asynchronous Mode - WR - Write Strobe Input: <br> If the Microprocessor Interface is configured to operate in the Intel-Asynchronous Mode, then this input pin functions as the $\overline{W R}$ (Active Low WRITE Strobe) input signal from the Microprocessor. Once this active-low signal is asserted, then the input buffers (associated with the Bi-Directional Data Bus pin, $\mathrm{D}[7: 0]$ ) will be enabled. The Microprocessor Interface will latch the contents on the Bi-Directional Data Bus (into the "target" register or address location, within the XRT94L43) upon the rising edge of this input pin. <br> Motorola-Asynchronous Mode - R/ $\overline{\mathbf{W}}$ - Read/Write Operation Identification Input Pin: <br> If the Microprocessor Interface is operating in the "Motorola-Asynchronous Mode", then this pin is functionally equivalent to the " $R / \bar{W}$ " input pin. In the Motorola Mode, a "READ" operation occurs if this pin is held at a logic "1", coincident to a falling edge of the RD/DS (Data Strobe) input pin. Similarly a WRITE operation occurs if this pin is at a logic "0", coincident to a falling edge of the RD/DS (Data Strobe) input pin. <br> Power PC 403 Mode - R/W - Read/Write Operation Identification Input: <br> If the Microprocessor Interface is configured to operate in the Power PC 403 Mode, then this input pin will function as the "Read/Write Operation Identification Input" pin. <br> Anytime the Microprocessor Interface samples this input signal at a logic low (while also sampling the $\overline{\mathrm{CS}}$ input pin "low") upon the rising edge of $\mu \mathrm{PCLK}$, then the Microprocessor Interface will (upon the very same rising edge of $\mu \mathrm{PCLK}$ ) latch the contents of the Address Bus (A[15:0]) into the Microprocessor Interface circuitry, in preparation for this forthcoming READ operation. At some point (later in this READ operation) the Microprocessor will also assert the $\overline{\mathrm{DBEN}} / \overline{\mathrm{OE}}$ input pin, and the Microprocessor Interface will then place the contents of the "target" register (or address location within the XRT94L43) upon the Bi-Directional Data Bus pins (D[7:0]), where it can be read by the Microprocessor . <br> Anytime the Microprocessor Interface samples this input signal at a logic high (while also sampling the $\overline{\mathrm{CS}}$ input pin a logic "low") upon the rising edge of $\mu$ PCLK, then the Microprocessor Interface will (upon the very same rising edge of $\mu \mathrm{PCLK}$ ) latch the contents of the Address Bus ( A [15:0]) into the Microprocessor Interface circuitry, in preparation for the forthcoming WRITE operation. At some point (later in this WRITE operation) the Microprocessor will also assert the $\overline{\mathrm{RD}} / \overline{\mathrm{DS}} / \overline{\mathrm{WE}}$ input pin, and the Microprocessor Interface will then latch the contents of the Bi-Directional Data Bus (D[7:0]) into the contents of the "target" register or buffer location (within the XRT94L43). |

XRT94L43
Experience Our Connectivity.
REV. 1.0.2
SONET/SDH OC-12 TO 12XDS3/E3 MAPPER
MICROPROCESSOR INTERFACE

| Pin \# | Signal Name | 1/0 | Signal <br> TYPE | Description |
| :---: | :---: | :---: | :---: | :---: |
| T23 | $\begin{array}{\|l} \overline{\mathrm{RD} /} \\ \frac{\mathrm{DS} /}{\overline{\mathrm{WE}}} \end{array}$ | I | TTL | READ Strob/Data Strobe: <br> The function of this input pin depends upon which mode the Microprocessor Interface has been configured to operate in. <br> Intel-Asynchronous Mode - $\overline{\text { RD }}$ - READ Strobe Input: <br> If the Microprocessor Interface is operating in the Intel-Asynchronous Mode, then this input pin will function as the $\overline{\mathrm{RD}}$ (Active Low Read Strobe) input signal from the Microprocessor. Once this active-low signal is asserted, then the XRT94L43 will place the contents of the addressed register (or buffer location) on the Microprocessor Interface Bi-directional data bus ( $\mathrm{D}[7: 0]$ ). When this signal is negated, then the Data Bus will be tristated. <br> Motorola-Asynchronous (68K) Mode - $\overline{\mathrm{DS}}$ - Data Strobe: <br> If the Microprocessor Interface is operating in the Motorola-Asynchronous Mode, then this input pin will function as the $\overline{\mathrm{DS}}$ (Data Strobe) input signal. <br> Power PC 403 Mode - $\overline{\text { WE }}$ - Write Enable Input: <br> If the Microprocessor Interface is operating in the Power PC 403 Mode, then this input pin will function as the $\overline{\mathrm{WE}}$ (Write Enable) input pin. <br> Anytime the Microprocessor Interface samples this active-low input signal (along with $\overline{\mathrm{CS}}$ and $\overline{\mathrm{WR} / R / \bar{W}) \text { also being asserted (at a logic low level) upon }}$ the rising edge of $\mu$ PCLK, then the Microprocessor Interface will (upon the very same rising edge of $\mu \mathrm{PCLK}$ ) latch the contents on the Bi-Directional Data Bus (D[7:0]) into the "target" on-chip register or buffer location within the XRT94L43. |
| R23 | PALE/PAS_L | I | TTL | Address Latch EnablelAddress Strobe: <br> This input pin is used to latch the address (present at the Microprocessor Interface Address Bus pins (A[6:0]) into the Mapper/Framer Microprocessor Interface block and to indicate the start of a READ or WRITE cycle. This input pin is active-High, in the Intel Mode and active-Low in the Motorola Mode. |
| V22 | PCS_L | 1 | TTL | Chip Select Input: <br> The user must assert this active low signal in order to select the Microprocessor Interface for READ and WRITE operations between the Microprocessor and the XRT94L43 on-chip registers and buffer locations. |

MICROPROCESSOR INTERFACE

| PIN \# | Signal Name | 1/O | SIGNAL TYPE | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| Y25 | $\begin{aligned} & \hline \text { PRDY_L/ } \\ & \hline \text { DTACK } / \\ & \text { RDY } \end{aligned}$ | O | CMOS | READY or DTACK Output: <br> The function of this input pin depends upon which mode the Microprocessor Interface has been configured to operate in. <br> Intel-Asynchronous Mode - RDY - Ready Output: <br> If the Microprocessor Interface has been configured to operate in the IntelAsynchronous Mode, then this output pin will function as the "active-low" READY output. <br> During a READ or WRITE cycle, the Microprocessor Interface block will toggle this output pin to the logic low level, ONLY when it (the Microprocessor Interface) is ready to complete or terminate the current READ or WRITE cycle. Once the Microprocessor has determined that this input pin has toggled to the logic "low" level, then it is now safe for it to move on and execute the next READ or WRITE cycle. <br> If (during a READ or WRITE cycle) the Microprocessor Interface block is holding this output pin at a logic "high" level, then the Microprocessor is expected to extend this READ or WRITE cycle, until it detects this output pin being toggled to the logic low level. <br> Motorola-Asynchronous Mode - DTACK - Data Transfer Acknowledge Output <br> If the Microprocessor Interface has been configured to operate in the Motorola-Asynchronous Mode, then this output pin will function as the "active-low" DTACK output. <br> During a READ or WRITE cycle, the Microprocessor Interface block will toggle this output pin to the logic low level, ONLY when it (the Microprocessor Interface) is ready to complete or terminate the current READ or WRITE cycle. Once the Microprocessor has determined that this input pin has toggled to the logic "low" level, then it is now safe for it to move on and execute the next READ or WRITE cycle. <br> If (during a READ or WRITE cycle) the Microprocessor Interface block is holding this output pin at a logic "high" level, then the Microprocessor is expected to extend this READ or WRITE cycle, until it detects this output pin being toggled to the logic low level. <br> Power PC 403 Mode - RDY - Ready Output: <br> If the Microprocessor Interface has been configured to operate in the Power PC 403 Mode, then this output pin will function as the "active-high" READY output.During a READ or WRITE cycle, the Microprocessor Interface block will toggle this output pin to the logic high level, ONLY when it (the Microprocessor Interface) is ready to complete or terminate the current READ or WRITE cycle. Once the Microprocessor has sampled this signal being at the logic "high" level (upon the rising edge of PCLK), then it is now safe for it to move on and execute the next READ or WRITE cycle. <br> If (during a READ or WRITE cycle) the Microprocessor Interface block is holding this output pin at a logic "low" level, then the Microprocessor is expected to extend this READ or WRITE cycle, until it samples this output pin being at the logic low level. <br> Note: The Microprocessor Interface will update the state of this output pin upon the rising edge of $\mu \mathrm{PCLK}$. |

XRT94L43
Experience Our Connectivity.
REV. 1.0.2
SONET/SDH OC-12 TO 12XDS3/E3 MAPPER
MICROPROCESSOR INTERFACE

| Pin \# | Signal Name | 1/0 | Signal <br> Type | Description |
| :---: | :---: | :---: | :---: | :---: |
| T21 | PDBEN_L | 1 | TTL | Bi-directional Data Bus Enable Input Pin: <br> This input pin permits the user to either enable or tri-state the Bi-Directional Data Bus pins (D[7:0]), as described below. <br> Setting this input pin "low" enables the Bi-directional Data bus. Setting this input "high" tri-states the Bi-directional Data Bus. |
| U25 | PBLAST_L | I | TTL | Last Burst Transfer Indicator input Pin: <br> If the Microprocessor Interface is operating in the Intel-I960 Mode, then this input pin is used to indicate (to the Microprocessor Interface block) that the current data transfer is the last data transfer within the current burst operation. <br> The Microprocessor should assert this input pin (by toggling it "Low") in order to denote that the current READ or WRITE operation (within a BURST operation) is the last operation of this BURST operation. <br> Note: If the user has configured the Microprocessor Interface to operate in the Intel-Asynchronous, the Motorola-Asynchronous or the Power PC 403 Mode, then he/she should tie this input pin to GND. |
| AC26 | PINT_L | O | CMOS | Interrupt Request Output: <br> This active-Low, active-low output signal will be asserted when the XRT94L43 is requesting interrupt service from the Microprocessor. This output pin should typically be connected to the Interrupt Request input of the Microprocessor. |
| L24 | RESET_L | 1 | TTL | Reset Input: <br> When this active-Low signal is asserted, the XRT94L43 will be asynchronously reset. When this occurs, all outputs will be tri-stated and all on-chip registers will be reset to their default values. |
| M26 | $\begin{aligned} & \text { FULL_ADDR_ } \\ & \text { SEL_ } \end{aligned}$ | I | TTL | Full Address Select input pin:This input pin, along with "DIRECT_ADD_SEL" (pin M23) must both be pulled "HIGH" in order to configure the Microprocessor Interface block to operate in the "Full Address" Mode.If the Microprocessor Interface is configured to operate in the "Full Address" Mode, then it will then provide a 16-bit Address Bus (which is sufficient to "Directly Address" all of the on-chip registers. |
| M23 | DIRECT_ADD _SEL | 1 | TTL | Direct Address Select input pin:This input pin, along with "FULL_ADDR_SEL" (pin M26) must both be pulled "HIGH" in order to configure the Microprocessor Interface block to operate in the "Full Address" Mode.If the Microprocessor Interface is configured to operate in the "Full Address" Mode, then it will then provide a 16 -bit Address Bus (which is sufficient to "Directly Address" all of the on-chip registers. |

## SONET/SDH SERIAL LINE INTERFACE PINS

| Pin \# | Signal Name | 1/0 | Signal <br> TYPE | Description |
| :---: | :---: | :---: | :---: | :---: |
| M5 | RXL_CLKL_P | 1 | LVPECL | Receive STS-12ISTM-4 Clock - Positive Polarity PECL Input: <br> This input pin, along with RXL_CLKL_N functions as the Recovered Clock Input, from a System back-plane or an Optical Transceiver. The Receive STS-12/STM-4 Interface Block will sample the data, applied at the RXLDATA_P/RXLDATA_N input pins, upon the rising edge of this signal. <br> Note: For APS (Automatic Protection Switching) purposes, this input pin, along with RXL_CLKL_N functions as the Primary Receive Clock Input port. |
| L5 | RXL_CLKL_N | 1 | LVPECL | Receive STS-12/STM-4 Clock - Negative Polarity PECL Input: This input pin, along with RXL_CLKL_P functions as the Recovered Clock Input, from a System back-plane or an Optical Transceiver. The Receiver STS-12/STM-4 Interface Block will sample the data applied at the RXLDATA_P/RXLDATA_N input pins, upon the falling edge of this signal. <br> Note: For APS (Automatic Protection Switching) purposes, this input pin, along with RXL_CLKL_P functions as the Primary Receive Clock Input Port. |
| K2 | RXL_CLKL_R_P | 1 | LVPECL | Receive STS-12/STM-4 Clock - Positive Polarity PECL Input Redundant Port: <br> This input pin, along with RXL_CLKL_R_N functions as the Recovered Clock Input, from a System back-plane or an Optical Transceiver. The Receive STS-12/STM-4 Interface Block will sample the data, applied at the RXLDATA_P/RXLDATA_N input pins, upon the rising edge of this signal. <br> Note: For APS (Automatic Protection Switching) purposes, this input pin, along with RXL_CLKL_R_N functions as the Redundant Receive Clock Input Port. |
| K1 | RXL_CLKL_R_N | 1 | LVPECL | Receive STS-12/STM-4 Clock - Negative Polarity PECL Input Redundant Port: <br> This input pin, along with RXL_CLKL_P functions as the Recovered Clock Input, from a System back-plane or an Optical Transceiver. The Receiver STS-12/STM-4 Interface Block will sample the data applied at the RXLDATA_P/RXLDATA_N input pins, upon the falling edge of this signal. <br> Note: For APS (Automatic Protection Switching) purposes, this input pin, along with RXL_CLKL_R_P functions as the Redundant Receive Clock Input Port. |
| K4 | RXL_DATA_P | 1 | LVPECL | Receive STS-12ISTM-4 Data - Positive Polarity PECL Input: <br> This input pin, along with RXL_DATA_N functions as the Recovered Data Input, from a System back-plane or an Optical Transceiver. The Receive STS-12/STM-4 Interface block will sample the data applied to these input pins, upon the rising edge of the RXL_CLKL_P (and the falling edge of the RXL_CLKL_N) signals. <br> Note: For APS (Automatic Protection Switching) purposes, this input pin, along with RXL_DATA_N functions as the Primary Receive Data Input Port. |

XRT94L43
Experience Our Connectivity.
REV. 1.0.2
SONET/SDH OC-12 TO 12XDS3/E3 MAPPER

## SONET/SDH SERIAL LINE INTERFACE PINS

| PIN \# | Signal Name | 1/0 | Signal <br> TyPE | Description |
| :---: | :---: | :---: | :---: | :---: |
| L4 | RXL_DATA_N | 1 | LVPECL | Receive STS-12ISTM-4 Data - Negative Polarity PECL Input: <br> This input pin, along with RXL_DATA_P functions as the Recovered Data Input, from a System back-plane or an Optical Transceiver. The Receive STS-12/STM-4 Interface block will sample the data applied to these input pins, upon the rising edge of the RXL_CLKL_P (and the falling edge of the RXL_CLKL_N) signals. <br> Note: For APS (Automatic Protection Switching) purposes, this input pin, along with RXL_DATA_P functions as the Primary Receive Data Input Port. |
| K3 | RXL_DATA_R_P | 1 | LVPECL | Receive STS-12/STM-4 Data - Positive Polarity PECL Input Redundant Port: <br> This input pin, along with RXL_DATA_R_N functions as the Recovered Data Input, from a System back-plane or an Optical Transceiver. The Receive STS-12/STM-4 Interface block will sample the data applied to these input pins, upon the rising edge of the RXL_CLKL_R_P (and the falling edge of the RXL_CLKL_R_N) signals. <br> Note: For APS (Automatic Protection Switching) purposes, this input pin, along with $R X L \_D A T A \_R \_N$ functions as the Redundant Receive Data Input Port. |
| L3 | RXL_DATA_R_N | 1 | LVPECL | Receive STS-12/STM-4 Data - Negative Polarity PECL Input Redundant Port: <br> This input pin, along with RXL_DATA_R_P functions as the Recovered Data Input, from a System back-plane or an Optical Transceiver. The Receive STS-12/STM-4 Interface block will sample the data applied to these input pins, upon the rising edge of the RXL_CLKL_R_P (and the falling edge of the RXL_CLKL_R_N) signals. <br> Note: For APS (Automatic Protection Switching) purposes, this input pin, along with $R X L \_D A T A \_R \_N$ functions as the Redundant Receive Data Input Port. |
| T3 | TXL_CLKI_P | 1 | LVPECL | Transmit Reference Clock - Positive Polarity PECL Input: <br> This input pin, along with TxL_CLKI_N can be configured to function as the timing source for the STS-12/STM-4 Transmit Interface Block. <br> If these two input pins are configured to function as the timing source, then a 622.08 MHz clock signal must be applied to these input pins in the form of a PECL signal. These two inputs can be configured to function as the timing source by writing the appropriate data into the Interface Control Register - Byte 2 (Indirect Address $=0 \times 00,0 \times 31)$, (Direct Address $=0 \times 0131$ ) . |

## SONET/SDH SERIAL LINE INTERFACE PINS

| PIN \# | Signal Name | I/O | Signal <br> TYPE | Description |
| :---: | :---: | :---: | :---: | :---: |
| T4 | TXL_CLKI_N | 1 | LVPECL | Transmit Reference Clock - Negative Polarity PECL Input: <br> This input pin, along with TxL_CLKI_P can be configured to function as the timing source for the STS-12/STM-4 Transmit Interface Block. <br> If these two input pins are configured to function as the timing source, then a 622.08 MHz clock signal must be applied to these input pins in the form of a PECL signal. These two inputs can be configured to function as the timing source by writing the appropriate data into the Interface Control Register - Byte 2 (Indirect Address $=0 \times 00,0 \times 31)$, $($ Direct Address $=0 \times 0131)$. |
| N1 | TXL_DATA_P | 0 | LVPECL | Transmit STS-12/STM-4 Data - Positive Polarity PECL Output: <br> This output pin, along with TXL_DATA_N functions as the Transmit Data Output, to the System back-plane (for transmission to some other System Board) or an Optical Transceiver (for transmission to remote terminal equipment). <br> For High-Speed Back-Plane Applications, it should noted that data is output from these output pins upon the rising/falling edge of TXL_CLKO_P/TXL_CLKO_N). <br> Nоте: For APS (Automatic Protection Switching) purposes, this output pin, along with TXL_DATA_N functions as the Primary Transmit Data Output Port. |
| N2 | TXL_DATA_N | 0 | LVPECL | Transmit STS-12/STM-4 Data - Negative Polarity PECL Output: <br> This output pin, along with TXL_DATA_P functions as the Transmit Data Output, to the System back-plane (for transmission to some other System Board) or an Optical Transceiver (for transmission to remote terminal equipment). <br> For High-Speed Back-Plane Applications, it should noted that data is output from these output pins upon the rising/falling edge of TXL_CLKO_P/TXL_CLKO_N). <br> Note: For APS (Automatic Protection Switching) purposes, this output pin, along with TXL_DATA_P functions as the Primary Transmit Data Output Port. |
| P1 | TXL_DATA_R_P | 0 | LVPECL | Transmit STS-12/STM-4 Data - Positive Polarity PECL Output Redundant Port: <br> This output pin, along with TXL_DATA_R_N functions as the Transmit Data Output, to the System back-plane (for transmission to some other System Board) or an Optical Transceiver (for transmission to remote terminal equipment). <br> For High-Speed Back-Plane Applications, it should noted that data is output from these output pins upon the rising/falling edge of TXL_CLKO_R_P/TXL_CLKO_R_N). <br> Note: For APS (Automatic Protection Switching) purposes, this output pin, along with TXL_DATA_N functions as the Redundant Transmit Data Output Port. |

XRT94L43
Experience Our Connectivity.

SONET/SDH SERIAL LINE INTERFACE PINS

| Pin \# | Signal Name | 1/0 | Signal <br> TYPE | Description |
| :---: | :---: | :---: | :---: | :---: |
| P2 | TXL_DATA_R_N | O | LVPECL | Transmit STS-12/STM-4 Data - Negative Polarity PECL Output Redundant Port: <br> This output pin, along with TXL_DATA_R_P functions as the Transmit Data Output, to the System back-plane (for transmission to some other System Board) or an Optical Transceiver (for transmission to remote terminal equipment). <br> For High-Speed Back-Plane Applications, it should noted that data is output from these output pins upon the rising/falling edge of TXL_CLKO_R_P/TXL_CLKO_R_N). <br> Note: For APS (Automatic Protection Switching) purposes, this output pin, along with TXL_DATA_R_P functions as the Redundant Transmit Data Output Port. |
| M1 | TXL_CLKO_P | O | LVPECL | Transmit STS-12/STM-4 Clock - Positive Polarity PECL Output: This output pin, along with TXL_CLKO_N functions as the Transmit Clock Output signal. These output pins are typically used in HighSpeed Back-Plane Applications. In this case, outbound STS-12/ STM-4 data is output via the TXL_DATA_P/TXL_DATA_N output pins upon the rising edge of this clock signal. <br> Nоте: For APS (Automatic Protection Switching) purposes, this output pin, along with TXL_CLKO_N functions as the Primary Transmit Output Clock signal. |
| M2 | TXL_CLKO_N | O | LVPECL | Transmit STS-12/STM-4 Clock - Negative Polarity PECL Output: <br> This output pin, along with TXLCLKO_P functions as the Transmit Clock Output signal. These output pins are typically used in HighSpeed Back-Plane Applications. In this case, outbound STS-12/ STM-4 data is output via the TXL_DATA_P/TXL_DATA_N output pins upon the falling edge of this clock signal. <br> Note: For APS (Automatic Protection Switching) purposes, this output pin, along with TXL_CLKO_N functions as the Primary Transmit Output Clock signal. |
| R1 | TXL_CLKO_R_P | O | LVPECL | Transmit STS-12/STM-4 Clock - Positive Polarity PECL Output - Redundant Port: <br> This output pin, along with TXL_CLKO_R_N functions as the Transmit Clock Output signal. These output pins are typically used in High-Speed Back-Plane Applications. In this case, outbound STS-12/STM-4 data is output via the TXL_DATA_R_P/ TXL_DATA_R_N output pins upon the rising edge of this clock signal. <br> Note: For APS (Automatic Protection Switching) purposes, this output pin, along with TXL_CLKO_R_N functions as the Redundant Transmit Output Clock signal. |

## SONET/SDH SERIAL LINE INTERFACE PINS

| Pin \# | Signal Name | 1/0 | Signal <br> TyPE | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| R2 | TXL_CLKO_R_N | O | LVPECL | Transmit STS-12/STM-4 Clock - Negative Polarity PECL Output - Redundant Port: <br> This output pin, along with TXL_CLKO_R_P functions as the Transmit Clock Output signal. These output pins are typically used in High-Speed Back-Plane Applications. In this case, outbound STS-12/STM-4 data is output via the TXL_DATA_R_P/ TXL_DATA_R_N output pins upon the rising edge of this clock signal. <br> For APS (Automatic Protection Switching) purposes, this output pin, along with TXL_CLKO_R_P functions as the Redundant Transmit Output Clock signal. |
| R4 | REFCLK | 1 | TTL | 77.76MHz or 622.08MHz Clock Synthesizer Reference Clock Input Pin: <br> The function of this input pin depends upon whether or not the Transmit STS-12/STM-4 Clock Synthesizer block is enabled. <br> If Clock Synthesizer is Enabled. <br> If the Transmit STS-12/STSM-4 Clock Synthesizer block is to be used to generate the 77.76 MHz and/or 622.08 MHz clock signal for the STS-12/STM-4 block, then a clock signal of either of the following frequencies, must be applied to this input pin. <br> - 12.96 MHz <br> - 19.44 MHz <br> - 51.84 MHz <br> - 77.76 MHz <br> Afterwards, the appropriate data needs to be written into the Interface Control Register - Byte 2 (Indirect Address = 0x00, 0x31), (Direct Address = 0x0131) in order to; <br> (1) configure the Clock Synthesizer Block to accept any of the above-mentioned signals and generate a 77.76 MHz or 622.08 MHz clock signal, <br> (2) to configure the Clock Synthesizer to function as the Clock Source for the STS-12/STM-4 block. <br> If Clock Synthesizer is NOT Enabled: <br> If the Transmit STS-12/STSM-4 Clock Synthesizer block is NOT to be used to generate the 77.76 MHz and/or 622.08 MHz clock signal for the STS-12/STM-4 block, then a 77.76 MHz clock signal must be applied to this input pin. |
| AF6 | LOS | 1 | TTL | Loss of Optical Carrier Input - Primary: <br> The Loss of Carrier output (from the Optical Transceiver) should be connected to this input pin. <br> If this input pin is pulled "High", then the Primary Receive STS-12 TOH Processor block will declare a Loss of Optical Carrier condition. <br> Note: This input pin is only active if the Primary Port is active. This input pin is inactive if the Redundant Port is active. |

XRT94L43
Experience Our Connectivity.
SONET/SDH SERIAL LINE INTERFACE PINS

| PIN \# | Signal Name | 1/O | Signal TYPE | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| AE6 | LOS-R | I | TTL | Loss of Optical Carrier Input - Redundant: <br> The Loss of Carrier output (from the Optical Transceiver) should be connected to this input pin. <br> If this input pin is pulled "High", then the Redundant Receive STS12 TOH Processor block will declare a Loss of Optical Carrier condition. <br> Note: This input pin is only active if the Redundant Port is active. This input pin is inactive if the Primary Port is active. |
| AB7 | EXSWITCH | O | CMOS | External (APS) Switch Output Pin: <br> This output pin can be used to permit the XRT94L43 to perform APS externally. Specifically, this output pin can be connected to some circuitry that permits the re-direction of STS-12/STM-4 traffic, should an APS event be needed. <br> Nоте: This output pin is disabled if the EXSWITCHDIS input pin number $A B 6$ is pulled "High". |
| AB6 | EXSWITCHDIS | I | TTL | External (APS) Switch Disable: <br> This input pin permits the user to configure the XRT94L43 to perform Line APS Switching internally or externally. <br> 0 - Configures the XRT94L43 to perform APS externally. In this mode, the XRT94L43 will execute an APS by toggling the state of the "EXSWITCH" output pin. <br> 1 - Configures the XRT94L43 to perform APS internally. In this mode, each of the 12 Receive SONET POH Processor blocks (within the XRT94L43) will internally switch from processing the incoming STS-1 SPE data from the "Primary" Receive STS-12 TOH Processor block, to now processing the incoming STS-1 SPE data from the "Redundant" Receive STS-12 TOH Processor block (or vice-versa). |

## STS-12/STM-4 TELECOM BUS INTERFACE - TRANSMIT DIRECTION

| Pin \# | Signal Name | 1/0 | Signal <br> Type | Description |
| :---: | :---: | :---: | :---: | :---: |
| G2 | TXA_CLK | O | CMOS | STS-12/STM-4 Transmit Telecom Bus Clock Signal: <br> This output clock signal functions as the clock source for the STS-12/ STM-4 Transmit Telecom Bus. All output signals (on the Transmit STS-12/STM-4 Telecom Bus) are updated upon the rising edge of this clock signal. <br> This clock signal operates at 77.76 MHz and is derived from the Transmit Clock Synthesizer block. |
| J1 | TXA_C1J1 | O | CMOS | STS-12/STM-4 Transmit Telecom Bus - C1/J1 Byte Phase Indicator Output Signal: <br> This output pin pulses "High" under the following two conditions. <br> 1. Whenever the C 1 byte is being output via the TxA_D[7:0] output, and <br> 2. Whenever the J 1 byte is being output via the TxA_D[7:0] output. <br> Notes: <br> 1. The STS-12/STM-4 Transmit Telecom Bus will indicate that it is transmitting the C1 byte (via the TXA_D[7:0] output pins), by pulsing this output pin "High" (for one period of TXA_CLK) and keeping the TXA_PL output pin pulled "Low". <br> 2. The STS-12/STM-4 Transmit Telecom Bus will indicate that it is transmitting the J1 byte (via the TXA_D[7:0] output pins), by pulsing this output pin "High" (for one period of TXA_CLK) while the TXA_PL output pin is pulled "High". <br> 3. This output pin is only active if the STS-12/STM-4 Telecom Bus is enabled. |
| J3 | TXA_ALARM | 0 | cMOS | Transmit STS-12/STM-4 Telecom Bus - Alarm Indicator Output signal: <br> This output pin pulses "High", corresponding to any STS-1 signal (that is being output via the TXA_D[7:0] output pins) is carrying the AIS-P indicator. <br> This output pin is "Low" for all other conditions. |
| H1 | TXA_DP | O | cMOS | STS-12/STM-4 Transmit Telecom Bus - Parity Output Pin: <br> This output pin can be configured to function as one of the following. <br> 1. The EVEN or ODD parity value of the bits which are output via the TXA_D[7:0] output pins. <br> 2. The EVEN or ODD parity value of the bits which are being output via the TXA_D[7:0] output pins and the states of the TXA_PL and TXA_C1J1 output pins. <br> Nоте: Any one of these configuration selections can be made by writing the appropriate value into the Telecom Bus Control Register (Indirect Address = 0x00, 0x37), (Direct Address = 0x0137).. |

## STS-12/STM-4 TELECOM BUS INTERFACE - TRANSMIT DIRECTION

| Pin \# | Signal Name | 1/0 | Signal <br> TYPE | Description |
| :---: | :---: | :---: | :---: | :---: |
| K5 | TxSBFP | 1 | TTL | Telecom Bus Sync Reference Input: <br> If either the STS-12/STM-4 or any of the STS-3/STM-1 Telecom Bus Interfaces are enabled, then an 8 kHz pulse must be applied to this input pin. <br> If the STS-12/STM-4 Telecom Bus Interface is enabled: <br> The Transmit STS-12/STM-4 Telecom Bus Interface will begin transmitting the very first byte of given STS-12 or STM-4 frame, upon sensing a rising edge (of the 8 kHz signal) at this input pin. <br> If any of the STS-3/STM-1 Telecom Bus Interfaces are enabled: <br> The Receive STS-3/STM-1 Telecom Bus Interfaces will begin transmitting the very first byte of a given STS-3 or STM-1 frame, upon sensing a rising edge (of the 8 kHz signal) at this input pin. <br> Note: If none of the Telecom Bus Interfaces are used, then this pin should be tied to GND. <br> Notes: <br> 1. 1.If this input pin is tied to GND, then the Transmit STS-12 TOH Processor block will generate its outbound STS-12/ STM-4 frames asynchronously with respect to any input signal. <br> 2. This input signal must be synchronized with the signal that is supplied to the REFCLK input pin. Failure to insure this will result in bit errors being generated within the outbound STS-12/STM-4 signal. <br> 3. An 8 kHz pulse must be applied to this input pin, that has a width of approximately 12.8 ns (one 77.76 MHz clock period). Do not apply a $50 \%$ duty cycle 8 kHz signal to this input pin. |

## STS-12/STM-4 TELECOM BUS INTERFACE - TRANSMIT DIRECTION

| Pin \# | Signal Name | 1/0 | Signal <br> Type | Description |
| :---: | :---: | :---: | :---: | :---: |
| F3 | TXA_PL | O | CMOS | STS-12ISTM-4 Transmit Telecom Bus - Payload Data Indicator Signal: <br> This output pin indicates whether or not TOH (Transmit Overhead) bytes are being output via the TXA_D[7:0] output pins. <br> This output pin is pulled "Low" for the duration that the STS-12/STM-4 Transmit Telecom Bus is transmitting a Transport Overhead byte via the TXA_D[7:0] output pins. <br> Conversely, this output pin is pulled "High" for the duration that the STS-12/STM-4 Transmit Telecom Bus is transmitting something other than a Transport Overhead (e.g., the POH or STS-1/STS-3c SPE bytes) byte via the TXA_D[7:0] output pins. |
| $\begin{aligned} & \text { G1 } \\ & \text { J5 } \\ & \text { J2 } \\ & \text { H5 } \\ & \text { E1 } \\ & \text { F2 } \\ & \text { F1 } \\ & \text { E3 } \end{aligned}$ | TxA_D0 <br> TxA_D1 <br> TxA_D2 <br> TxA_D3 <br> TxA_D4 <br> TxA_D5 <br> TxA_D6 <br> TxA_D7 | O | CMOS | STS-12/STM-4 Transmit Telecom Bus - Transmit Output Data Bus pins: <br> These 8 output pins function as the "STS-12/STM-4 Transmit Telecom Bus" Transmit Output data bus. If the STS-12/STM-4 Telecom Bus Interface is enabled, then all STS-12/STM-4 data is output via these pins (in a byte-wide manner), upon the rising edge of the TXA_CLK output pin. <br> Notes: <br> 1. The pin TXA_D7 will output the MSB (Most Significant Bit) of each byte that is output via the Transmit STS-12/STM-4 Telecom Bus Interface. <br> 2. The pin TXA_DO will output the LSB (Least Significant Bit) of each byte that is output via the Transmit STS-12/STM-4 Telecom Bus Interface. |

## STS-12/STM-4 TELECOM BUS INTERFACE - RECEIVE DIRECTION

| PIN \# | Signal Name | 1/0 | SignAL TYPE | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| V4 | RxD_CLK | I | TTL | Receive STS-12ISTM-4 Telecom Bus Interface - Clock Input Signal: <br> This input clock signal functions as the clock source for the Receive STS-12/STM-4 Telecom Bus Interface. All Receive STS-12/STM-4 Telecom Bus Interface input signals are sampled upon the rising edge of this input clock signal. <br> This clock signal should operate at 77.76 MHz . <br> Note: This input pin is only used if the STS-12/STM-4 Telecom Bus has been enabled. It should be tied to GND otherwise. |
| U5 | RxD_PL | I | TTL | Receive STS-12ISTM-4 Telecom Bus Interface - Payload Indicator Signal: <br> This input pin indicates whether or not STS-1/STS-3c SPE bytes are being input via the RXD_D[7:0] input pins. <br> This input pin should be pulled "High" coincident to whenever the Receive STS-12/STM-4 Telecom Bus Interface block is receiving STS-1/STS-3c SPE data bytes via the RXD_D[7:0] input pins. <br> Conversely, this input pin should be pulled "Low" coincident to whenever the Receive STS-12/STM-4 Telecom Bus Interface block is receiving something other than an STS-1/STS-3c SPE byte (e.g., a TOH byte) via the RXD_D[7:0] input pins. <br> Note: The user should tie this pin to GND if the STS-12/STM-4 Telecom Bus Interface is configured to operate in the "Re-Phase ON" Mode or is disabled. |
| V2 | RxD_C1J1 | I | TTL | STS-12/STM-4 Receive Telecom Bus C1/J1 Byte Phase Indicator Input Signal: <br> This input pin should be pulsed "High" during both of the following conditions. <br> 1. Whenever the C 1 byte is being input to the Receive STS-12/STM-4 Telecom Bus Interface - Data Bus Input pins (RXD_D[7:0]). <br> 2. Whenever the J1 byte is being input to the Receive STS-12/STM-4 Telecom Bus Telecom Bus Interface -Data Bus Input pins (RXD_D[7:0]). <br> This input pin should be pulled "low" for all other times. <br> Note: Tie this pin to GND if the STS-12/STM-4 Telecom Bus is NOT enabled. |

## STS-12/STM-4 TELECOM BUS INTERFACE - RECEIVE DIRECTION

| PIN \# | Signal Name | 1/O | Signal TYPE | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| U4 | RxD_DP | I | TTL | STS-12/STM-4 Receive Telecom Bus - Parity Input Pin: <br> This input pin can be configured to function as one of the following. <br> 1. The EVEN or ODD parity value of the bits which are input via the RXD_D[7:0] input pins. <br> 2. The EVEN or ODD parity value of the bits which are being input via the RXD_D[7:0] input and the states of the RXD_PL and RXD_C1J1 input pins. <br> The Receive STS-12/STM-4 Telecom Bus Interface will use this pin to compute and verify the parity within the incoming STS-12/STM-4 datastream. <br> Notes: <br> 1. Any one of these configuration selections can be made by writing the appropriate value into the Telecom Bus Control register (Indirect Address $=0 \times 00,0 \times 37$, direct Address $=0 \times 0137$. <br> 2. Tie this pin to GND if the STS-12/STM-4 Telecom Bus Interface is configured to operate in the Re-Phase ON Mode or is disabled. |
| T2 | RxD_ALARM | 1 | TTL | Receive STS-12ISTM-4 Telecom Bus - Alarm Indicator Input: <br> This input pin pulses "High" corresponding to any STS-1 signal that is carrying the AIS-P indicator. <br> More specifically, this input pin will be pulsed "High" coincident to whenever a byte, corresponding to given STS-1 signal (that is carrying the AIS-P indicator) is being placed on the Receive STS-12/STM-4 Telecom Bus Data Bus Input pins (RxD_D[7:0]). This input pin should be pulled "Low" at all other times. <br> Notes: <br> 1. If the RxD_ALARM input signal pulses "High" for any given STS-1 signal (within the incoming STS-12), then the XRT94L43 will automatically declare the AIS-P defect for that particular STS-1 channel. <br> 2. Tie this pin to GND if the STS-12/STM-4 Telecom Bus Interface has been cofigured to operate in the Re-Phase On Mode or is disbled. |
| $\begin{aligned} & \text { U3 } \\ & \text { V3 } \\ & \text { U2 } \\ & \text { T1 } \\ & \text { V5 } \\ & \text { U1 } \\ & \text { W1 } \\ & \text { V1 } \end{aligned}$ | $\begin{aligned} & \text { RxD_D0 } \\ & \text { RxD_D1 } \\ & \text { RxD_D2 } \\ & \text { RxD_D3 } \\ & \text { RxD_D4 } \\ & \text { RxD_D5 } \\ & \text { RxD_D6 } \\ & \text { RxD_D7 } \end{aligned}$ | 1 | TTL | Receive STS-12/STM-4 Receive Telecom Bus - Receive Input Data Bus pins: <br> These 8 input pins function as the "Receive STS-12/STM4 Receive Telecom Bus" Receive Input data bus. All incoming STS-12/STM-4 data is sampled and latched (into the XRT94L43 via these input pins) upon the rising edge of the RXD_CLK" input pin. <br> Notes: <br> 1. 1.The user must insure that the MSB (Most Significant bit) of each incoming byte is input to the $R X D \_D 7$ input pin. <br> 2. The user must also insure that the LSB (Least Significant bit) of each incoming byte is input to the $R X D \_D O$ input pin. <br> 3. The user should tie these pins to GND if the STS-12/STM-4 Telecom Bus is not enabled. |

## SONET/SDH OVERHEAD INTERFACE - TRANSMIT DIRECTION

| PIN \# | Signal Name | 1/O | Signal TYPE | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| H2 | TxTOHClk | O | CMOS | Transmit TOH Input Port - Clock Output: <br> This output pin, along with the TxTOHEnable, TxTOHFrame output pins and the TxTOH and TxTOHIns input pins function as the Transmit TOH Input Port. <br> The Transmit TOH Input Port allows the user to insert their own value for the TOH bytes (in the outbound STS-12/STM-4 signal). <br> This output pin provides a clock signal. If the TxTOHEnable output pin is "High" and if the TxTOHIns input pin is pulled "High", then the user is expected to provide a given bit (within the TOH) to the TxTOH input pin, upon the falling edge of this clock signal. The data, residing on the TxTOH input pin will be latched into the XRT94L43 upon the rising edge of this clock signal. <br> Note: The Transmit TOH Input Port only support the insertion of the TOH within the first STS-1, within the outbound STS-12 signal. |
| H4 | TxTOHEnable | O | CMOS | Transmit TOH Input Port - TOH Enable (or READY) indicator: <br> This output pin, along with the TxTOHCIk, TxTOHFrame output pins and the TxTOH and TxTOHIns input pins function as the Transmit TOH Input Port. <br> This output pin will toggle and remain "High" anytime the Transmit TOH Input Port is ready to externally accept TOH data. <br> If it is desired to externally insert a value of TOH into the outbound STS12 data stream via the Transmit TOH Input Port, then do the following: <br> - Continuously sample the state of TxTOHFrame and this output pin upon the rising edge of TxTOHClk. <br> - Whenever this output pin pulses "High", then the user's external circuitry should drive the TxTOHIns input pin "High". <br> - Next, the user should output the next TOH bit, onto the TxTOH input pin, upon the falling edge of TxTOHCIk. |
| D1 | TxTOH | I | TTL | Transmit TOH Input Port - Input Pin: <br> This input pin, along with the TxTOHIns input pin, the TxTOHEnable and TxTOHFrame and TxTOHClk output pins function as the Transmit TOH Input Port. <br> If it is desired to externally insert a value of TOH into the outbound STS12 data stream via the Transmit TOH Input Port, then do the following: <br> - Continuously sample the state of TxTOHFrame and TxTOHEnable upon the rising edge of TxTOHCIk. <br> - Whenever TxTOHEnable pulses "High", then the user's external circuitry should drive the TxTOHIns input pin "High". <br> - Next, the user should output the next TOH bit, onto this input pin, upon the falling edge of TxTOHClk. The Transmit TOH Input Port will sample the data (on this input pin) upon the rising edge of TxTOHCIk. <br> Note: Data at this input pin will be ignored (e.g., not sampled) unless the TxTOHEnable output pin is "High" and the TxTOHIns input pin is pulled "High". |

## SONET/SDH OVERHEAD INTERFACE - TRANSMIT DIRECTION

| PIN \# | SIGNAL NAME | I/O | SIGNAL <br> TYPE | TxTOHFrame | O |
| :--- | :--- | :--- | :--- | :--- | :--- |

SONET/SDH OVERHEAD INTERFACE - TRANSMIT DIRECTION

| PIN \# | Signal Name | 1/O | Signal TYPE | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| G3 | TxLDCCEnable | O | CMOS | Transmit - Line DCC Input Port - Enable Output Pin: <br> This output pin, along with the TxTOHClk output pin and the TxLDCC input pin are used to insert the value for the D4, D5, D6, D7, D8, D9, D10, D11 and D12 bytes into the Transmit STS-12 TOH Processor Block. The Transmit STS-12 TOH Processor block will accept this data and will insert into the D4, D5, D6, D7, D8, D9, D10, D11 and D12 bytefields, within the outbound STS-12 data-stream. <br> The Line DCC HDLC Controller circuitry (which is connected to the TxTOHClk, the TxLDCC and this output pin, is suppose to do the following. <br> 1. It should continuously monitor the state of this output pin. <br> 2. Whenever this output pin pulses "High", then the Line DCC HDLC Controller circuitry should place the next Line DCC bit (to be inserted into the Transmit STS-12 TOH Processor block) onto the TxLDCC input pin, upon the falling edge of TxTOHCIk. <br> 3. Any data that is placed on the TxLDCC input pin, will be sampled upon the rising edge of TxOHClk. |
| J4 | TxSDCCEnable | O | CMOS | Transmit - Section DCC Input Port - Enable Output Pin: <br> This output pin, along with the TxTOHClk output pin and the TxSDCC input pin are used to insert the value for the D1, D2 and D3 bytes, into the Transmit STS-12 TOH Processor Block. The Transmit STS-12 TOH Processor block will accept this data and will insert into the D1, D2 and D3 byte-fields, within the outbound STS-12 data-stream. <br> The Section DCC HDLC Controller circuitry (which is connected to the TxTOHCIk, the TxSDCC and this output pin, is suppose to do the following. <br> 1. It should continuously monitor the state of this output pin. <br> 2. Whenever this output pin pulses "High", then the Section DCC HDLC Controller circuitry should place the next Section DCC bit (to be inserted into the Transmit STS-12 TOH Processor block) onto the TxSDCC input pin, upon the falling edge of TxTOHClk. <br> 3. Any data that is placed on the TxSDCC input pin, will be sampled upon the rising edge of TxOHClk. |
| E2 | TxSDCC | I | TTL | Transmit - Section DCC Input Port - Input Pin: <br> This input pin, along with the TxSDCCEnable and the TxTOHClk output pins are used to insert a value for the D1, D2 and D3 bytes, into the Transmit STS-12 TOH Processor Block. The Transmit STS-12 TOH Processor block will accept this data and insert it into the D1, D2 and D3 byte fields, within the outbound STS-12 data-stream. <br> The Section DCC HDLC Circuitry that is interfaced to this input pin, the TxSDCCEnable and the TxTOHClk pins is suppose to do the following. <br> 1. It should continuously monitor the state of the TxSDCCEnable input pin. <br> 2. Whenever the TxSDCCEnable input pin pulses "High", then the Section DCC HDLC Controller circuitry should place the next Section DCC bit (to be inserted into the Transmit STS-12 TOH Processor block) onto this input pin upon the falling edge of TxTOHClk. <br> 3. Any data that is placed on the TxSDCC input pin, will be sampled upon the rising edge of TxTOHCIk. <br> Note: Tie this pin to GND if it is not going to be used. |

## SONET/SDH OVERHEAD INTERFACE - TRANSMIT DIRECTION

| Pin \# | Signal Name | 1/0 | Signal <br> TyPE | Description |
| :---: | :---: | :---: | :---: | :---: |
| H3 | TxLDCC | 1 | TTL | Transmit - Line DCC Input Port: <br> This input pin, along with the TxLDCCEnable and the TxTOHClk pins are used to insert a value for the D4, D5, D6, D7, D8, D9, D10, D11 and D12 bytes, into the Transmit STS-12 TOH Processor Block. The Transmit STS-12 TOH Processor block will accept this data and insert it into the D4, D5, D6, D7, D8, D9, D10, D11 and D12 byte-fields, within the outbound STS-12 data-stream. <br> Whatever Line DCC HDLC Controller Circuitry is interface to the this input pin, the TxLDCCEnable and the TxTOHCIk is suppose to do the following. <br> 1. It should continuously monitor the state of the TxLDCCEnable input pin. <br> 2. Whenever the TxLDCCEnable input pin pulses "High", then the Section DCC Interface circuitry should place the next Line DCC bit (to be inserted into the Transmit STS-12 TOH Processor block) onto the TxLDCC input pin, upon the falling edge of TxTOHCIk. <br> 3. Any data that is placed on the TxLDCC input pin, will be sampled upon the rising edge of TxTOHCIk. <br> Note: Tie this pin to GND, if it is not going to be used. |
| F4 | TxE1F1E2Enable | 0 | cmos | Transmit E1-F1-E2 Byte Input Port - Enable (or Ready) Indicator Output Pin: <br> This output pin, along with the TxTOHClk output pin and the TxE1F1E2 input pin are used to insert a value for the E1, F1 and E2 bytes, into the Transmit STS-12 TOH Processor Block. The Transmit STS-12 TOH Processor block will accept this data and will insert into the E1, F1 and E2 byte-fields, within the outbound STS-12 data-stream. <br> Whatever external circuitry (which is connected to the TxTOHCIk, the TxE1F1E2 and this output pin, is suppose to do the following. <br> 1. It should continuously monitor the state of this output pin. <br> 2. Whenever this output pin pulses "High", then the external circuitry should place the next orderwire bit (to be inserted into the Transmit STS-12 TOH Processor block) onto the TxE1F1E2 input pin, upon the falling edge of TxTOHClk. <br> Any data that is placed on the TxE1F1E2 input pin, will be sampled upon the rising edge of TxOHClk. |
| D2 | TxE1F2E2Frame | O | CMOS | Transmit E1-F1-E2 Byte Input Port - Framing Output Pin: <br> This output pin pulses "High" for one period of TxTOHClk, one TxTOHClk bit-period prior to the Transmit E1-F1-E2 Byte Input Port expecting the very first byte of the E1 byte, within a given outbound STS-12 frame. |

## SONET/SDH OVERHEAD INTERFACE - TRANSMIT DIRECTION

| PIN \# | Signal Name | 1/O | Signal TYPE | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| J6 | TxE1F1E2 | I | TTL | Transmit E1-F1-E2 Byte Input Port - Input Pin: <br> This input pin, along with the TxE1F1E2Enable and the TxTOHClk output pins are used to insert a value for the E1, F1 and E2 bytes, into the Transmit STS-12 TOH Processor Block. The Transmit STS-12 TOH Processor block will accept this data and insert it into the E1, F1 and E2 byte fields, within the outbound STS-12 data-stream. <br> Whatever external circuitry that is interfaced to this input pin, the TxE1F1E2Enable and the TxTOHClk pins is suppose to do the following. <br> 1. It should continuously monitor the state of the TxE1F1E2Enable input pin. <br> 2. Whenever the TxE1F1E2Enable input pin pulses "High", then the external circuitry should place the next orderwire bit (to be inserted into the Transmit STS-12 TOH Processor block) onto this input pin upon the falling edge of TxTOHClk. <br> 3. Any data that is placed on the TxE1F1E2 input pin, will be sampled upon the rising edge of TxTOHClk. <br> Note: Tie this pin to GND if it is not going to be used. |

SONET/SDH OVERHEAD INTERFACE - TRANSMIT DIRECTION

| Pin \# | Signal Name | 1/0 | Signal <br> TyPE | Description |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} \text { C10 } \\ \text { B13 } \\ \text { AD12 } \\ \text { AD8 } \\ \text { A16 } \\ \text { D18 } \\ \text { AD13 } \\ \text { AE8 } \\ \text { D13 } \\ \text { C18 } \\ \text { AE17 } \\ \text { AB12 } \\ \text { D9 } \\ \text { C13 } \\ \text { AE11 } \\ \text { AF4 } \end{gathered}$ | $\begin{aligned} & \text { TxPOH_0 } \\ & \text { TxPOH_1 } \\ & \text { TxPOH_2 } \\ & \text { TxPOH_3 } \\ & \text { TxPOH_4 } \\ & \text { TxPOH_5 } \\ & \text { TxPOH_6 } \\ & \text { TxPOH_7 } \\ & \text { TxPOH_8 } \\ & \text { TxPOH_9 } \\ & \text { TxPOH_10 } \\ & \text { TxPOH_11 } \\ & \text { TxPOH_12 } \\ & \text { TxPOH_13 } \\ & \text { TxPOH_14 } \\ & \text { TxPOH_15 } \end{aligned}$ | 1 | TTL | Transmit Path Overhead Input Port - Input Pin. <br> These input pins allow the following actions. <br> 1. Insertion oft the POH data into each of the 12 Transmit SONET POH Processor blocks (for insertion and transmission via the outbound STS12 signal. <br> 2. Insertion of the POH data into each of the 12 Transmit STS-1 POH Processor blocks (for insertion and transmission via each of the outbound STS-1 signals). <br> 3. Insertion of the TOH data into each of the 12 Transmit STS-1 TOH Processor blocks (for insertion and transmission via each of the outbound STS-1 signals). <br> The function of these input pins, depends upon whether or not the TOH data is inserted into the 12 Transmit STS-1 TOH Processor blocks. <br> If the user is only inserting POH data via these input pins: <br> In this mode, the external circuitry (which is being interfaced to the Transmit Path Overhead Input Port is suppose to monitor the following output pins. <br> - TxPOHFrame_n <br> - TxPOHEnable_n <br> - TxPOHClk_n <br> The TxPOHFrame_n output pin will toggle "High" upon the falling edge of TxPOHClk_n approximately one TxPOHClk_n period prior to the TxPOH port being ready to accept and process the first bit within the J1 byte (e.g., the first POH byte). The TxPOHFrame_n output pin will remain "High" for eight consecutive TxPOHClk_n periods. The external circuitry should use this pin to note STS-1 SPE frame boundaries. <br> The TxPOHEnable_n output pin will toggle "High" upon the falling edge of TxPOHClk_n approximately one TxPOHClk_n period prior to the TXPOH port being ready to accept and process the first bit within a given POH byte. <br> To externally insert a given POH byte, (1) assert the TxPOHIns_n input pin by toggling it "High" and (2) place the value of the first bit (within this particular POH byte) on this input pin upon the very next falling edge of TxPOHClk_n. This data bit will be sampled upon the very next rising edge of TxPOHClk_n. The external circuitry should continue to keep the TxPOHIns_n input pin "High" and advancing the next bits (within the POH bytes) upon each falling edge of TxPOHClk_n. <br> If the user is inserting both POH and TOH data via these input pins: <br> In this mode, the external circuitry (which is being interfaced to the Transmit Path Overhead Input Port is suppose to monitor the following output pins. <br> - TxPOHFrame_n <br> - TxPOHEnable_n <br> - TxPOHClk_n <br> (continued below) |

## SONET/SDH OVERHEAD INTERFACE - TRANSMIT DIRECTION

| PIN \# | Signal Name | 1/O | Signal TYPE | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
|  | $\begin{array}{\|l} \hline \text { TxPOH_0 } \\ \text { TxPOH_1 } \\ \text { TxPOH_2 } \\ \mathrm{TxPOH} \mathrm{\_3} \\ \mathrm{TxPOH} \_4 \\ \mathrm{TxPOH} \_5 \\ \mathrm{TxPOH} \mathrm{\_6} \\ \mathrm{TxPOH} \_7 \\ \mathrm{TxPOH} \_8 \\ \mathrm{TxPOH} \_9 \\ \mathrm{TxPOH} \_10 \\ \text { TxPOH_11 } \\ \text { TxPOH_12 } \\ \text { TxPOH_13 } \\ \text { TxPOH_14 } \\ \text { TxPOH_15 } \end{array}$ | I | TTL | If the user is inserting both POH and TOH data via these input pins: (Continued) <br> The TxPOHFrame_n output pin will toggle "High" twice during a given STS-1 frame period. First, this output pin will toggle "High" coincident with the TxPOH port being ready to accept and process the A1 byte (e.g., the very first TOH byte). Second, this output pin will toggle "High" coincident with the TxPOH port being ready to accept and process the J1 byte (e.g., the very first POH byte). <br> If the externally circuitry samples the TxPOHFrame_n output pin "High", and the TxPOHEnable_n output pin "Low", then the TxPOH port is now ready to accept and process the very first TOH byte. <br> If the externally circuitry samples the TxPOHFrame_n output pin "High" and the TxPOHEnable_n output pin "High", then the TxPOH port is now ready to accept and process the very first POH byte. <br> To externally insert a given POH or TOH byte, do the following; <br> (1) Assert the TxPOHIns_n input pin by toggling it "High" and, <br> (2) place the value of the first bit (within this particular POH or TOH byte) on this input upon the very next falling edge of TxPOHClk_n. <br> This data bit will be sampled upon the very next rising edge of TxPOHClk_n. The external circuitry should continue to keep the TxPOHIns_n input pin "High" and advancing the next bits (within the POH bytes) upon each falling edge of TxPOHClk_n. <br> Notes: <br> 1. If POH data is externally inserted into each of the 12 Transmit SONET POH Processor blocks, then these input pins cannot be used to externally insert POH data into each of the 12 Transmit STS-1 POH Processor blocks. <br> 2. TOH data can be externally inserted into each of the 12 Transmit STS-1 TOH Processor blocks, only if POH data is NOT externally inserted into each of the 12 Transmit SONET POH Processor blocks. |
| $\begin{gathered} \hline \text { B10 } \\ \text { A15 } \\ \text { AC13 } \\ \text { AD9 } \\ \text { B16 } \\ \text { D19 } \\ \text { AE13 } \\ \text { AE9 } \\ \text { D14 } \\ \text { C19 } \\ \text { AF19 } \\ \text { AB13 } \\ \text { E10 } \\ \text { C14 } \\ \text { AF11 } \\ \text { AF5 } \end{gathered}$ | $\begin{aligned} & \text { TxPOHClk_0 } \\ & \text { TxPOHClk_1 } \\ & \text { TxPOHClk_2 } \\ & \text { TxPOHClk_3 } \\ & \text { TxPOHClk_4 } \\ & \text { TxPOHClk_5 } \\ & \text { TxPOHClk_6 } \\ & \text { TxPOHClk_7 } \\ & \text { TxPOHClk_8 } \\ & \text { TxPOHClk_9 } \\ & \text { TxPOHClk_10 } \\ & \text { TxPOHClk_11 } \\ & \text { TxPOHClk_12 } \\ & \text { TxPOHClk_13 } \\ & \text { TxPOHClk_14 } \\ & \text { TxPOHClk_15 } \end{aligned}$ | O | CMOS | Transmit Path Overhead Input Port - Clock Output pin: <br> These output pins, along with TxPOH_n, TxPOHEnable_n, TxPOHIns_n and TxPOHFrame_n function as the Transmit Path Overhead (TxPOH) Input Port. <br> The TxPOHFrame_n and TxPOHEnable_n output pins are updated upon the falling edge this clock output signal. The TxPOHIns_n input pins and the data residing on the TxPOH_n input pins are sampled on the rising edge of this clock signal. |

SONET/SDH OVERHEAD INTERFACE - TRANSMIT DIRECTION

| PIN \# | Signal Name | I/O | Signal TYPE | Description |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} \hline \text { A6 } \\ \text { A11 } \\ \text { AC12 } \\ \text { AD7 } \\ \text { D8 } \\ \text { B12 } \\ \text { AF14 } \\ \text { AB10 } \\ \text { A12 } \\ \text { C17 } \\ \text { AA15 } \\ \text { AC10 } \\ \text { D7 } \\ \text { E11 } \\ \text { AC11 } \\ \text { AD6 } \end{gathered}$ | TxPOHFrame_0 TxPOHFrame_1 TxPOHFrame_2 TxPOHFrame_3 TxPOHFrame_4 TxPOHFrame_5 TxPOHFrame_6 TxPOHFrame_7 TxPOHFrame_8 TxPOHFrame_9 TxPOHFrame_10 TxPOHFrame_11 TxPOHFrame_12 TxPOHFrame_13 TxPOHFrame_14 TxPOHFrame_15 | 0 | CMOS | Transmit Path Overhead Input Port - Frame Output pin: <br> These output pins, along with the TxPOH_n, TxPOHEnable_n, <br> TxPOHIns_n and TxPOHCIk_n function as the Transmit Path Overhead Input Port. <br> The function of these output pins depends upon whether POH or TOH data is inserted via the TxPOH_n input pins. <br> If the user is only inserting POH data via these input pins: <br> In this mode, the TxPOH port will pulse these output pins "High" whenever it is ready to accept and process the J1 byte (e.g., the very first POH byte) via this port. <br> If the user is inserting both POH and TOH data via these input pins: In this mode, the TxPOH port will pulse these output pins "High" coincident with the following. <br> 1. Whenever the TxPOH port is ready to accept and process the A1 byte (e.g., the very first TOH byte) via this port. <br> 2. Whenever the TxPOH port is ready to accept and process the J1 byte (e.g., the very first POH byte) via this port. <br> Note: The external circuitry can determine whether the TxPOH port is expecting the A1 byte or the J1 byte, by checking the state of the corresponding TxPOHEnable output pin. If the TxPOHEnable_n output pin is "Low" while the TxPOHFrame_n output pin is "High", then the TxPOH port is ready to process the A1 (TOH) bytes. <br> If the TxPOHEnable_n output pin is "High" while the TxPOHFrame_n output pin is "High", then the TxPOH port is ready to process the J1 (POH) bytes. |

## SONET/SDH OVERHEAD INTERFACE - TRANSMIT DIRECTION

| PIN \# | Signal Name | 1/O | Signal TYPE | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} \text { A7 } \\ \text { C12 } \\ \text { AE12 } \\ \text { AC9 } \\ \text { E9 } \\ \text { A13 } \\ \text { AF16 } \\ \text { AB11 } \\ \text { E13 } \\ \text { D17 } \\ \text { AC16 } \\ \text { AF8 } \\ \text { E8 } \\ \text { E12 } \\ \text { AF9 } \\ \text { AC8 } \end{gathered}$ | $\begin{array}{\|l} \hline \text { TxPOHIns_0 } \\ \text { TxPOHIns_1 } \\ \text { TxPOHIns_2 } \\ \text { TxPOHIns_3 } \\ \text { TxPOHIns_4 } \\ \text { TxPOHIns_5 } \\ \text { TxPOHIns_6 } \\ \text { TxPOHIns_7 } \\ \text { TxPOHIns_8 } \\ \text { TxPOHIns_9 } \\ \text { TxPOHIns_10 } \\ \text { TxPOHIns_11 } \\ \text { TxPOHIns_12 } \\ \text { TxPOHIns_13 } \\ \text { TxPOHIns_14 } \\ \text { TxPOHIns_15 } \end{array}$ | I | TTL | Transmit Path Overhead Input Port - Insert Enable Input pin: <br> These input pins, along with TxPOH_n, TxPOHEnable_n, TxPOHFrame_n and TxPOHClk_n function as the Transmit Path Overhead (TxPOH) Input Port. <br> These input pins are used to enable or disable the TxPOH input port. If these input pins are pulled "High", then the TxPOH port will sample and latch data via the corresponding TxPOH input pins, upon the rising edge of TxPOHClk_n. <br> Conversely, if these input pins are pulled "Low", then the TxPOH port will NOT sample and latch data via the corresponding TxPOH input pins. <br> Note: If the TxPOHIns_n input pin is pulled "Low", this setting will be overridden if, the Transmit SONET/STS-1 POH Processor or Transmit STS-1 TOH Processor blocks are configured to accept certain POH or TOH overhead bytes via the external port. |
| $\begin{gathered} \text { D10 } \\ \text { D15 } \\ \text { AB14 } \\ \text { AE7 } \\ \text { A10 } \\ \text { A17 } \\ \text { AC14 } \\ \text { AF7 } \\ \text { C11 } \\ \text { B14 } \\ \text { AD14 } \\ \text { AE10 } \\ \text { B11 } \\ \text { D16 } \\ \text { AF13 } \\ \text { AB9 } \end{gathered}$ | TxPOHEnable_0 <br> TxPOHEnable_1 <br> TxPOHEnable_2 <br> TxPOHEnable_3 <br> TxPOHEnable_4 <br> TxPOHEnable_5 <br> TxPOHEnable_6 <br> TxPOHEnable_7 <br> TxPOHEnable_8 <br> TxPOHEnable_9 <br> TxPOHEnable_10 <br> TxPOHEnable_11 <br> TxPOHEnable_12 <br> TxPOHEnable_13 <br> TxPOHEnable_14 <br> TxPOHEnable_15 | O | CMOS | Transmit Path Overhead Input Port - POH Indicator Output pin: <br> These output pins, along with TxPOH_n, TxPOHIns_n, TxPOHFrame_n and TxPOHClk_n function as the Transmit Path Overhead (TxPOH) Input Port. <br> These output pins will pulse "High" anytime the TxPOH port is ready to accept and process POH bytes. These output pins will be "Low" at all other times. |

## STS-3/STM-1 TELECOM BUS INTERFACE - TRANSMIT DIRECTION

| PIN \# | Signal Name | 1/O | Signal TYPE | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| E15 | STS3TxA_CLK_0 TxSBCLK_0 <br> DMO_0 | I | TTL | STS-3 Transmit Telecom Bus Clock Input/STM-1 Sub-Rate Clock/DMO_0 (General Purpose) input Pin: <br> The function of this input pin depends upon whether or not theSTS-3/ STM-1 Telecom Bus Interface for Channel 0 has been enabled. <br> If STS-3/STM-1 Telecom Bus (Channel 0) has been enabled -STS-3 Transmit Telecom Bus Transmit Clock Input - Channel 0: <br> This input clock signal functions as the clock source for the STS-3/ STM-1 Transmit Telecom Bus, associated with Channel 0. All input signals (e.g., STS3TxA_ALARM_0, STS3TxA_D_0[7:0], STS3TxA_DP_0, STS3TxA_PL_0, STS3TxA_C1J1_0) are sampled upon the falling edge of this input clock signal. <br> This clock signal should operate at 19.44 MHz . <br> If STS-3/STM-1 Telecom Bus (Channel 0) is disabled - DMO_0 (General Purpose) Input Pin: <br> This input pin can be used as a general purpose input pin. <br> The state of this input pin can be determined by reading the state of Bit 2 (DMO) within the Line Interface Scan Register associated with Channel 0 (Address = 0x1E, 0x81), (Direct Address = 0x1F81). <br> Note: For Product Legacy purposes, this pin is called DMO_0, because one possible application is to tie this input pin to a DMO (Drive Monitor Output) output pin, from one of Exar's XRT73LOXIXRT75LOX DS3/E3/STS-1 LIU devices. However, this input pin, and the corresponding register bit can be used for any purpose. |
| C26 | STS3TxA_CLK_1 TxSBCLK_1 <br> DMO_1 | I | TTL | STS-3 Transmit Telecom Bus Clock Input/STM-1 Sub-Rate Clock/DMO_1 (General Purpose) input Pin: <br> See definition of Pin \# E15 above replacing Channel 0 with Channel 1. <br> If STS-3/STM-1 Telecom Bus (Channel 1) has been enabled -STS-3 Transmit Telecom Bus Clock Input - Channel 1: <br> If STS-3/STM-1 Telecom Bus (Channel 1) is disabled - DMO_1 (General Purpose) Input Pin: |
| AE25 | $\begin{aligned} & \text { STS3TxA_CLK_2 } \\ & \text { TxSBCLK_2 } \end{aligned}$ <br> DMO_2 | 1 | TTL | STS-3 Transmit Telecom Bus Clock Input/STM-1 Sub-Rate Clock/DMO_2 (General Purpose) input Pin: <br> See definition of Pin \# E15 above replacing Channel 0 with Channel 2. <br> If STS-3/STM-1 Telecom Bus (Channel 2) has been enabled -STS-3 Transmit Telecom Bus Transmit Clock Input - Channel 2: <br> If STS-3/STM-1 Telecom Bus (Channel 2) is disabled - DMO_2Drive Monitor Output Input (from XRT73LOX LIU IC) - Channel 2: |

XRT94L43
Experience Our Connectivity.
SONETISDH OC-12 TO 12XDS3/E3 MAPPER
REV. 1.0.2
STS-3/STM-1 TELECOM BUS INTERFACE - TRANSMIT DIRECTION

| Pin \# | Signal Name | 1/0 | Signal <br> TYPE | Description |
| :---: | :---: | :---: | :---: | :---: |
| AD17 | STS3TxA_CLK_3 <br> TxSBCLK_3 <br> DMO_3 | I | TTL | STS-3 Transmit Telecom Bus Clock Input/STM-1 Sub-Rate Clock/DMO_3 (General Purpose) input Pin: <br> See definition of Pin \# E15 above replacing Channel 0 with Channel 3. <br> If STS-3/STM-1 Telecom Bus (Channel 3) has been enabled -STS-3 Transmit Telecom Bus Clock Input - Channel 3: <br> If STS-3/STM-1 Telecom Bus (Channel 3) is disabled - DMO_3 (General Purpose) Input Pin: |
| E14 | STS3TxA_PL_0 <br> TxSBFrame_0 RLOL_0 | 1 | TTL | Transmit STS-3/STM-1 Telecom Bus Interface - Payload Indicator Signal - Channel 0/RLOL_0 (General Purpose) input Pin: <br> The function of this input depends upon whether or not theSTS-3/ STM-1 Telecom Bus Interface for Channel 0 has been enabled. <br> If STS-3/STM-1 Telecom Bus (Channel 0) has been enabled Transmit STS-3/STM-1 Telecom Bus Interface - Payload Indicator Signal - Channel 0: <br> This input pin indicates whether or not Transport Overhead (TOH) bytes are being input via the TXA_D_0[7:0] input pins. <br> This input pin should be pulled "Low" for the duration that the STS-3/ STM-1 Transmit Telecom Bus is receiving a TOH byte, via the TXA_D_0[7:0] input pins. <br> Note: This input signal is sampled upon the falling edge of STS3TxA_CLK_0. <br> If STS-3/STM-1 Telecom Bus (Channel 0 ) is disabled - RLOL_0 (General Purpose) Input Pin. <br> This input pin can be used as a general purpose input pin. <br> The state of this input pin can be determined by reading the state of Bit 1 (RLOL) within the Line Interface Scan Register associated with Channel 0 (Address = 0x1E, 0x81), (Direct Address = 0x1F81). <br> Note: For Product Legacy purposes, this pin is called RLOL_0 because one possible application is to tie this input pin to a RLOL (Receive Loss of Lock) output pin, from one of Exar's XRT73LOX/XRT75LOX DS3/E3/STS-1 LIU devices. However, this input pin and the corresponding register bit can be used for any purpose. |
| A26 | $\begin{aligned} & \text { STS3TxA_PL_1 } \\ & \text { TxSBFrame_1 } \\ & \\ & \text { RLOL_1 } \end{aligned}$ | 1 | TTL | Transmit STS-3/STM-1 Telecom Bus Interface - Payload Indicator Signal - Channel 1/RLOL_1 (General Purpose) input Pin: <br> See definition of Pin \# E14 above replacing Channel 0 with Channel 1. <br> If STS-3ISTM-1 Telecom Bus (Channel 1) has been enabled Transmit STS-3/STM-1 Telecom Bus Interface - Payload Indicator Signal - Channel 1: <br> If STS-3/STM-1 Telecom Bus (Channel 1) is disabled -RLOL_1 (General Purpose) Input Pin: |

STS-3/STM-1 TELECOM BUS INTERFACE - TRANSMIT DIRECTION

| PIN \# | Signal Name | 1/O | Signal <br> TYPE | Description |
| :---: | :---: | :---: | :---: | :---: |
| AD25 | $\begin{aligned} & \text { STS3TxA_PL_2 } \\ & \text { TxSBFrame_2 } \\ & \text { RLOL_2 } \end{aligned}$ | 1 | TTL | Transmit STS-3/STM-1 Telecom Bus Interface - Payload Indicator Signal - Channel 2/RLOL_2 (General Purpose) input Pin: <br> See definition of Pin \# E15 above replacing Channel 0 with Channel 2. <br> If STS-3/STM-1 Telecom Bus (Channel 2) has been enabled Transmit STS-3/STM-1 Telecom Bus Interface - Payload Indicator Signal - Channel 2: <br> If STS-3/STM-1 Telecom Bus (Channel 2) is disabled - RLOL_2 (General Purpose) Input Pin: |
| AB17 | $\begin{aligned} & \text { STS3TxA_PL_3 } \\ & \text { TxSBFrame_3 } \\ & \text { RLOL_3 } \end{aligned}$ | 1 | TTL | Transmit STS-3/STM-1 Telecom Bus Interface - Payload Indicator Signal - Channel 3/RLOL_3 (General Purpose) input Pin: <br> See definition of Pin \# E15 above replacing Channel 0 with Channel 3. <br> If STS-3ISTM-1 Telecom Bus (Channel 3) has been enabled Transmit STS-3/STM-1 Telecom Bus Interface - Payload Indicator Signal - Channel 3: <br> If STS-3/STM-1 Telecom Bus (Channel 3) is disabled - RLOL_3 (General Purpose) Input Pin: |

XRT94L43
Experience Our Connectivity.
REV. 1.0.2
SONET/SDH OC-12 TO 12XDS3/E3 MAPPER

## STS-3/STM-1 TELECOM BUS INTERFACE - TRANSMIT DIRECTION

| Pin \# | Signal Name | I/O | Signal <br> TyPE | Description |
| :---: | :---: | :---: | :---: | :---: |
| B24 | $\begin{aligned} & \text { STS3TxA_C1J1_0 } \\ & \text { ING_LCV_IN_8 } \\ & \text { ING_RxNEG_IN_8 } \\ & \text { TxSTS1PL_8 } \end{aligned}$ | I/O | $\begin{gathered} \text { TTL/ } \\ \text { CMOS } \end{gathered}$ | Transmit STS-3/STM-1 Telecom Bus Interface C1/J1 Byte Phase Indicator Input Signal (Channel 0); DS3/E3 Framer Block LCVI RxNEG Input Pin - Channel 8: <br> The function of this pin depends upon whether or not theSTS-3/STM1 Telecom Bus Interface for TrIrcom Bus Channel 0 has been enabled. <br> If STS-3/STM-1 Telecom Bus (Telecom Bus Channel 0) has been enabled - Transmit STS-3/STM-1 Telecom Bus Interface C1/J1 Byte Phase Indicator Input Signal (Channel 0): <br> This input pin should be pulsed "high" during both of the following conditions. <br> 1. Whenever the C 1 byte is being input to the STS-3/STM-1 Transmit Telecom Bus (TXA_D_0[7:0]) input pins. <br> 2. Whenever the J1 byte is being input to the STS-3/STM-1 Transmit Telecom Bus (TXA_D_0[7:0]) input pins. <br> If STS-3/STM-1 Telecom Bus (Channel 0 ) is disabled - DS3/E3 Framer Block LCVINEG Input - Channel 8: <br> If the STS-3/STM-1 Telecom Bus (Channel 0) is disabled and if the DS3/E3 Framer block (associated with Channel 8) is enabled then this pin will function as either an LCV or an RxNEG input pin. <br> If Channel 8 is configured to operate in the Single- Rail Mode, and if the Primary Frame Synchronizer block is configured to operate in the Ingress Path - ING_LCV_IN_8 Input pin: <br> If the Primary Frame Synchronizer Block (associated with Channel 8) is configured to operate in the Ingress Path, and if Channel 8 is configured to operate in the Single-Rail Mode, then this input pin will function as the "LCV" (Line Code Violation) input pin. In this case, the user should connect this particular input pin to the "LCV" output pin of the corresponding DS3/E3/STS-1 LIU Channel. <br> If Channel 8 is configured to operate in the Dual-Rail Mode, and if the Primary Frame Synchronizer block is configured to operate in the Ingress Path - ING_RxNEG_IN_8: <br> If the Primary Frame Synchronizer block (associated with Channel 8) is configured to operate in the Ingress Path, and if Channel 8 is configured to operate in the Dual-Rail Mode, then this input pin will function as the "RxNEG" (Negative Polarity Data) input pin. In this case, the user should connect this particular input to the "RxNEG" output pin of the corresponding DS3/E3/STS-1 LIU Channel. <br> Nоте: This pin is inactive if the Primary Frame Synchronizer block (associated with Channel 8) is NOT configured to operate in the Ingress Path. |

## STS-3/STM-1 TELECOM BUS INTERFACE - TRANSMIT DIRECTION

| PIN \# | Signal Name | 1/0 | Signal <br> TYPE | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| J23 | STS3TxA_C1J1_1 $\begin{aligned} & \text { ING_LCV_IN_9 } \\ & \text { ING_RxNEG_IN_9 } \end{aligned}$ | I/O | TTL/ CMOS | Transmit STS-3/STM-1 Telecom Bus Interface - C1/J1 Byte Phase Indicator Input Signal (Channel 1); DS3/E3 Framer Block LCVIRxNEG Input Pin - Channel 9: <br> The function of this pin depends upon whether or not theSTS-3/STM1 Telecom Bus Interface for Telecom Bus Channel 1 has been enabled. <br> If STS-3/STM-1 Telecom Bus (Telecom Bus Channel 1) has been enabled - Transmit STS-3/STM-1 Telecom Bus Interface C1/J1 Byte Phase Indicator Input Signal (Channel 1): <br> This input pin should be pulsed "High" during both of the following conditions. <br> 1. Whenever the C 1 byte is being input to the STS-3/STM-1 Transmit Telecom Bus (TXA_D_1[7:0]) input pins. <br> 2. Whenever the J 1 byte is being input to the STS-3/STM-1 Transmit Telecom Bus (TXA_D_1[7:0]) input pins. <br> If STS-3/STM-1 Telecom Bus (Channel 1) is disabled - DS3/E3 Framer Block LCV/RxNEG Input - Channel 9): <br> If the STS-3/STM-1 Telecom Bus (Channel 1) is disabled and if the DS3/E3 Framer block is enabled then this pin will function as either an LCV or RxNEG input pin. <br> If Channel 9 is configured to operate in the Single- Rail Mode, and if the Primary Frame Synchronizer block is configured to operate in the Ingress Path - ING_LCV_IN_9 Input pin: <br> If the Primary Frame Synchronizer Block (associated with Channel 9) is configured to operate in the Ingress Path, and if Channel 8 is configured to operate in the Single-Rail Mode, then this input pin will function as the "LCV" (Line Code Violation) input pin. In this case, the user should connect this particular input pin to the "LCV" output pin of the corresponding DS3/E3/STS-1 LIU Channel. <br> If Channel 9 is configured to operate in the Dual-Rail Mode, and if the Primary Frame Synchronizer block is configured to operate in the Ingress Path - ING_RxNEG_IN_9: <br> If the Primary Frame Synchronizer block (associated with Channel 9) is configured to operate in the Ingress Path, and if Channel 9 is configured to operate in the Dual-Rail Mode, then this input pin will function as the "RxNEG" (Negative Polarity Data) input pin. In this case, the user should connect this particular input to the "RxNEG" output pin of the corresponding DS3/E3/STS-1 LIU Channel. <br> Nоте: This pin is inactive if the Primary Frame Synchronizer block (associated with Channel 9) is NOT configured to operate in the Ingress Path. |

XRT94L43
Experience Our Connectivity.
REV. 1.0.2
SONET/SDH OC-12 TO 12XDS3/E3 MAPPER

## STS-3/STM-1 TELECOM BUS INTERFACE - TRANSMIT DIRECTION

| PIN \# | Signal Name | 1/0 | Signal <br> Type | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| AF24 | $\begin{aligned} & \text { STS3TxA_C1J1_2 } \\ & \text { ING_LCV_IN_10 } \\ & \text { ING_RxNEG_IN_10 } \\ & \text { TxSTS1PL_10 } \\ & \text { TxSBFrame_2 } \end{aligned}$ | I/O | TTL/ CMOS | Transmit STS-3/STM-1 Telecom Bus Interface - C1/J1 Byte Phase Indicator Input Signal (Channel 2); DS3/E3 Framer Block LCVIRxNEG Input pin - Channel 10: <br> The function of this pin depends upon whether or not theSTS-3/STM1 Telecom Bus Interface for Channel 2 has been enabled. <br> If STS-3ISTM-1 Telecom Bus (Channel 2) has been enabled -STS-3/STM-1 Transmit Telecom Bus C1/J1 Byte Phase Indicator Input Signal (Channel 2): <br> This input pin should be pulsed "High" during both of the following conditions. <br> 1. Whenever the C 1 byte is being input to the STS-3/STM-1 Transmit Telecom Bus (TXA_D_2[7:0]) input pins. <br> 2. Whenever the J1 byte is being input to the STS-3/STM-1 Transmit Telecom Bus (TXA_D_2[7:0]) input pins. <br> If STS-3/STM-1 Telecom Bus (Channel 2) is disabled - DS3/E3 Framer Block LCVIRxNEG Input - Channel 10): <br> If the STS-3/STM-1 Telecom Bus (Channel 2) is disabled and if the DS3/E3 Framer block is enabled then this pin will function as either an LCV or an RxNEG input pin. <br> If Channel 10 is configured to operate in the Single- Rail Mode, and if the Primary Frame Synchronizer block is configured to operate in the Ingress Path - ING_LCV_IN_10 Input pin: <br> If the Primary Frame Synchronizer Block (associated with Channel 10) is configured to operate in the Ingress Path, and if Channel 10 is configured to operate in the Single-Rail Mode, then this input pin will function as the "LCV" (Line Code Violation) input pin. In this case, the user should connect this particular input pin to the "LCV" output pin of the corresponding DS3/E3/STS-1 LIU Channel. <br> If Channel 10 is configured to operate in the Dual-Rail Mode, and if the Primary Frame Synchronizer block is configured to operate in the Ingress Path - ING_RxNEG_IN_10: <br> If the Primary Frame Synchronizer block (associated with Channel 10) is configured to operate in the Ingress Path, and if Channel 10 is configured to operate in the Dual-Rail Mode, then this input pin will function as the "RxNEG" (Negative Polarity Data) input pin. In this case, the user should connect this particular input to the "RxNEG" output pin of the corresponding DS3/E3/STS-1 LIU Channel. <br> Note: This pin is inactive if the Primary Frame Synchronizer block (associated with Channel 10) is NOT configured to operate in the Ingress Path. |

## STS-3/STM-1 TELECOM BUS INTERFACE - TRANSMIT DIRECTION

| PIN \# | Signal Name | 1/0 | Signal TYPE | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| AF17 | ```STS3TxA_C1J1_3 ING_LCV_IN_11 ING_RxNEG_IN_11 TxSTS1PL_11 TxSBFrame_3``` | I/O | TTL/ CMOS | STS-3/STM-1 Transmit Telecom Bus C1/J1 Byte Phase Indicator Input Signal (Channel 3); DS3/E3 Frame Generator Framing Pulse Input/Output Pin - Channel 11: <br> The function of this pin depends upon whether or not theSTS-3/STM1 Telecom Bus Interface for Telecom Bus Channel 3 has been enabled. <br> If STS-3/STM-1 Telecom Bus (Telecom Bus Channel 3) has been enabled - STS-3/STM-1 Transmit Telecom Bus C1/J1 Byte Phase Indicator Input Signal (Channel 3): <br> This input pin should be pulsed "High" during both of the following conditions. <br> 1. Whenever the C1 byte is being input to the STS-3/STM-1 Transmit Telecom Bus (TXA_D_3[7:0]) input pins. <br> 2. Whenever the $J 1$ byte is being input to the STS-3/STM-1 Transmit Telecom Bus (TXA_D_3[7:0]) input pins. <br> If STS-3/STM-1 Telecom Bus (Channel 3) is disabled - DS3/E3 Framer Block LCVIRxNEG Input - Channel 11) <br> :If the STS-3/STM-1 Telecom Bus (Channel 3) is disabled and if the DS3/E3 Framer block (associated with Channel 11) is enabled then this pin will function as either an LCV or an RxNEG input pin. <br> If Channel 11 is configured to operate in the Single- Rail Mode, and if the Primary Frame Synchronizer block is configured to operate in the Ingress Path - ING_LCV_IN_11 Input pin: <br> If the Primary Frame Synchronizer Block (associated with Channel 11) is configured to operate in the Ingress Path, and if Channel 11 is configured to operate in the Single-Rail Mode, then this input pin will function as the "LCV" (Line Code Violation) input pin. In this case, the user should connect this particular input pin to the "LCV" output pin of the corresponding DS3/E3/STS-1 LIU Channel. <br> If Channel 11 is configured to operate in the Dual-Rail Mode, and if the Primary Frame Synchronizer block is configured to operate in the Ingress Path - ING_RxNEG_IN_11: <br> If the Primary Frame Synchronizer block (associated with Channel 11) is configured to operate in the Ingress Path, and if Channel 8 is configured to operate in the Dual-Rail Mode, then this input pin will function as the "RxNEG" (Negative Polarity Data) input pin. In this case, the user should connect this particular input to the "RxNEG" output pin of the corresponding DS3/E3/STS-1 LIU Channel. <br> Note: This pin is inactive if the Primary Frame Synchronizer block (associated with Channel 11) is NOT configured to operate in the Ingress Path. |

XRT94L43
Experience Our Connectivity.
REV. 1.0.2
SONET/SDH OC-12 TO 12XDS3/E3 MAPPER

## STS-3/STM-1 TELECOM BUS INTERFACE - TRANSMIT DIRECTION

| PIN \# | Signal Name | 1/0 | Signal TYPE | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| B22 | STS3TxA_DP_0 <br> ING_LCV_IN_4 <br> ING_RxNEG_IN_4 <br> TxSTS1PL_4 | 1/O | TTL/ CMOS | Transmit STS-3/STM-1 Telecom Bus - Parity Input Pin - Channel 0; DS3/E3 Framer BlockLCVIRxNEG Input Pin - Channel 4: <br> The function of this pin depends upon whether or not theSTS-3/STM1 Telecom Bus Interface for Telecom Bus Channel 0 has been enabled. <br> If STS-3/STM-1 Telecom Bus Telecom Bus (Channel 0) has been enabled -Transmit STS-3/STM-1 Telecom Bus Interface - Parity Input Pin: <br> This input pin can be configured to function as one of the following. <br> 1. The EVEN or ODD parity value of the bits which are input via the ST3TXA_D_0[7:0] input pins. <br> 2. The EVEN or ODD parity value of the bits which are being input via the STS3TXA_D_0[7:0] input and the states of the STS3TXA_PL_0 and STS3TXA_C1J1_0 input pins. <br> Nоте: Any one of these configuration selections can be made by writing the appropriate value into the Interface Control Register - Byte 0 register (Indirect Address = 0x00, 0x3B), (Direct Address = 0x013B). <br> If STS-3/STM-1 Telecom Bus (Telecom Bus Channel 0 ) is disabled - DS3/E3 Framer Block LCVIRxNEG Input - Channel 4): <br> If the STS-3/STM-1 Telecom Bus (Channel 0) is disabled and if the DS3/E3 Framer block (associated with Channel 4) is enabled then this pin will function as either an LCV or an RxNEG input pin. <br> If Channel 4 is configured to operate in the Single- Rail Mode, and if the Primary Frame Synchronizer block is configured to operate in the Ingress Path - ING_LCV_IN_4 Input pin: <br> If the Primary Frame Synchronizer Block (associated with Channel 4) is configured to operate in the Ingress Path, and if Channel 4 is configured to operate in the Single-Rail Mode, then this input pin will function as the "LCV" (Line Code Violation) input pin. In this case, the user should connect this particular input pin to the "LCV" output pin of the corresponding DS3/E3/STS-1 LIU Channel. <br> If Channel 8 is configured to operate in the Dual-Rail Mode, and if the Primary Frame Synchronizer block is configured to operate in the Ingress Path - ING_RxNEG_IN_4: <br> If the Primary Frame Synchronizer block (associated with Channel 4) is configured to operate in the Ingress Path, and if Channel 4 is configured to operate in the Dual-Rail Mode, then this input pin will function as the "RxNEG" (Negative Polarity Data) input pin. In this case, the user should connect this particular input to the "RxNEG" output pin of the corresponding DS3/E3/STS-1 LIU Channel. <br> Nоте: This pin is inactive if the Primary Frame Synchronizer block (associated with Channel 4) is NOT configured to operate in the Ingress Path. |

## STS-3/STM-1 TELECOM BUS INTERFACE - TRANSMIT DIRECTION

| Pin \# | Signal Name | 1/O | Signal <br> TYPE | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| G23 | $\begin{aligned} & \text { STS3TxA_DP_1 } \\ & \text { ING_LCV_IN_5 } \\ & \text { ING_RxNEG_IN_5 } \\ & \text { TxSTS1PL_5 } \end{aligned}$ | I/O | TTL/ CMOS | Transmit STS-3/STM-1 Telecom Bus Interface - Parity Input Pin Channel 1, DS3/E3 Framer Block LCV/RxNEG Input Pin - Channel 5: <br> The function of this input pin depends upon whether or not the STS-3/STM-1 Telecom Bus Interface for Channel 1 has been enabled. <br> If STS-3/STM-1 Telecom Bus (Transmit Channel 1) has been enabled - STS-3/STM-1 Transmit Telecom Bus - Parity Input Pin: <br> This input pin can be configured to function as one of the following. <br> 1. The EVEN or ODD parity value of the bits which are input via the ST3TXA_D_1[7:0] input pins. <br> 2. The EVEN or ODD parity value of the bits which are being input via the STS3TXA_D_1[7:0] input and the states of the STS3TXA_PL_1 and STS3TXA_C1J1_1 input pins. <br> Note: Any one of these configuration selections can be made by writing the appropriate value into the Interface Control Register - Byte 1 register (Indirect Address = 0x00, 0x3A), (Direct Address $=0 \times 013 A$ ). |

If STS-3/STM-1 Telecom Bus (Channel 1) is disabled DS3/E3 Framer Block LCVIRxNEG Input - Channel 5: If the STS-3/STM-1 Telecom Bus (Channel 1) is disabled and if the DS3/E3 Framer block (associated with Channel 5) is enabled then this pin will function as either an LCV or an RxNEG input pin.
If Channel 5 is configured to operate in the Single- Rail Mode, and if the Primary Frame Synchronizer block is configured to operate in the Ingress Path - ING_LCV_IN_5 Input pin:
If the Primary Frame Synchronizer Block (associated with Channel 5) is configured to operate in the Ingress Path, and if Channel 5 is configured to operate in the Single-Rail Mode, then this input pin will function as the "LCV" (Line Code Violation) input pin. In this case, the user should connect this particular input pin to the "LCV" output pin of the corresponding DS3/E3/STS-1 LIU Channel.
If Channel 5 is configured to operate in the Dual-Rail Mode, and if the Primary Frame Synchronizer block is configured to operate in the Ingress Path - ING_RxNEG_IN_5:
If the Primary Frame Synchronizer block (associated with Channel 5) is configured to operate in the Ingress Path, and if Channel 5 is configured to operate in the Dual-Rail Mode, then this input pin will function as the "RxNEG" (Negative Polarity Data) input pin. In this case, the user should connect this particular input to the "RxNEG" output pin of the corresponding DS3/E3/STS-1 LIU Channel.
Note: This pin is inactive if the Primary Frame Synchronizer block (associated with Channel 5) is NOT configured to operate in the Ingress Path.

XRT94L43
Experience Our Connectivity.
REV. 1.0.2
SONET/SDH OC-12 TO 12XDS3/E3 MAPPER

## STS-3/STM-1 TELECOM BUS INTERFACE - TRANSMIT DIRECTION

| Pin \# | Signal Name | I/O | Signal <br> TyPE | Description |
| :---: | :---: | :---: | :---: | :---: |
| AE24 | $\begin{aligned} & \text { STS3TxA_DP_2 } \\ & \text { ING_LCV_IN_6 } \\ & \text { ING_RxNEG_IN_6 } \\ & \text { TxSTS1PL_6 } \end{aligned}$ | I/O | $\begin{gathered} \text { TTL/ } \\ \text { CMOS } \end{gathered}$ | Transmit STS-3/STM-1 Telecom Bus Interface - Parity Input Pin Channel 2, DS3/E3 Framer Block LCV/RxNEG Input Pin - Channel 6: <br> The function of this input pin depends upon whether or not the STS-3/ STM-1 Telecom Bus Interface for Channel 2 has been enabled. <br> If STS-3ISTM-1 Telecom Bus (Channel 2) has been enabled Transmit STS-3/STM-1 Telecom Bus Interface - Parity Input Pin: <br> This input pin can be configured to function as one of the following. <br> 1. The EVEN or ODD parity value of the bits which are input via the ST3TXA_D_2[7:0] input pins. <br> 2. The EVEN or ODD parity value of the bits which are being input via the STS3TXA_D_2[7:0] input and the states of the STS3TXA_PL_2 and STS3TXA_C1J1_2 input pins. <br> Note: Any one of these configuration selections can be made by writing the appropriate value into the Interface Control Register - Byte 2 register (Indirect Address = 0x00, 0x39), (Direct Address = 0x0139). <br> If STS-3/STM-1 Telecom Bus (Channel 2) is disabled - DS3/E3 Framer Block LCV/RxNEG Input - Channel 6): <br> If the STS-3/STM-1 Telecom Bus (Channel 2) is disabled and if the DS3/E3 Framer block (associated with Channel 6) is enabled then this pin will function as either an LCV or an RxNEG input pin. <br> If Channel 6 is configured to operate in the Single-Rail Mode, and if the Primary Frame Synchronizer block is configured to operate in the Ingress Path - ING_LCV_IN_6 Input pin: <br> If the Primary Frame Synchronizer Block (associated with Channel 6) is configured to operate in the Ingress Path, and if Channel 6 is configured to operate in the Single-Rail Mode, then this input pin will function as the "LCV" (Line Code Violation" input pin. In this case, the user should connect this particular input pin to the "LCV" output pin of the corresponding DS3/E3/STS-1 LIU Channel. <br> If Channel 6 is configured to operate in the Dual-Rail Mode, and if the Primary Frame Synchronizer block is configured to operate in the Ingress Path - ING_RxNEG_IN_6: <br> If the Primary Frame Synchronizer block (associated with Channel 6) is configured to operate in the Ingress Path, and if Channel 6 is configured to operate in the Dual-Rail Mode, then this input pin will function as the "RxNEG" (Negative Polarity Data) input pin. In this case, the user should connect this particular input to the "RxNEG" output pin of the corresponding DS3/E3/STS-1 LIU Channel. <br> Note: This pin is inactive if the Primary Frame Synchronizer block (associated with Channel 6) is NOT configured to operate in the Ingress Path. |

## STS-3/STM-1 TELECOM BUS INTERFACE - TRANSMIT DIRECTION

| Pin \# | Signal Name | I/O | SigNAL <br> TYPE | Description |
| :---: | :---: | :---: | :---: | :---: |
| AE19 | ```STS3TxA_DP_3 ING_LCV_IN_7 ING_RxNEG_IN_7 TxSTS1PL_7``` | I/O | TTL/ CMOS | Transmit STS-3/STM-1 Telecom Bus Interface - Parity Input Pin Channel 3, DS3/E3 Framer Block LCVIRxNEG Input Pin - Channel - Channel 7: <br> The function of this input pin depends upon whether or not the STS-3/STM-1 Telecom Bus Interface for Channel 3 has been enabled. <br> If STS-3ISTM-1 Telecom Bus (Channel 3) has been enabled Transmit STS-3/STM-1 Telecom Bus Interface - Parity Input Pin: <br> This input pin can be configured to function as one of the following. <br> 1. The EVEN or ODD parity value of the bits which are input via the ST3TXA_D_3[7:0] input pins. <br> 2. The EVEN or ODD parity value of the bits which are being input via the STS3TXA_D_3[7:0] input and the states of the STS3TXA_PL_3 and STS3TXA_C1J1_3 input pins. <br> Note: Any one of these configuration selections can be made by writing the appropriate value into the Interface Control Register - Byte 3 register (Indirect Address = 0x00, 0x38), (Direct Address = 0x0138). <br> If STS-3/STM-1 Telecom Bus (Channel 0) is disabled - DS3/E3 Framer Block LCVIRxNEG Input Pin - Channel 7): <br> If the STS-3/STM-1 Telecom Bus (Channel 3) is disabled and if the DS3/E3 Framer block (associated with Channel 7) is enabled then this pin will function as either an LCV or an RxNEG input pin. <br> If Channel 7 is configured to operate in the Single-Rail Mode, and if the Primary Frame Synchronizer block is configured to operate in the Ingress Path - ING_LCV_IN_7 Input pin: <br> If the Primary Frame Synchronizer block (associated with Channel 7) is configured to operate in the Ingress Path, and if Channel 7 is configured to operate in the Single-Rail Mode, then this input pin will function as the "LCV" (Line Code Violation) input pin. In this case, the user should connect this particular input pin to the "LCV" output pin of the corresponding DS3/E3/STS-1 LIU Channel. <br> If Channel 7 is configured to operate in the Dual-Rail Mode, and if the Primary Frame Synchronizer block is configured to operate in the Ingress Path - ING_RxNEG_IN_7: <br> If the Primary Frame Synchronizer block (associated with Channel 7) is configured to operate in the Ingress Path, and if Channel 7 is configured to operate in the Dual-Rail Mode, then this input pin will function as the "RxNEG" (Negative Polarity Data) input pin. In this case, the user should connect this particular input to the "RxNEG" output pin of the corresponding DS3/E3/STS-1 LIU Channel. <br> Note: This pin is inactive if the Primary Frame Synchronizer block (associated with Channel 7) is NOT configured to operate in the Ingress Path. |

XRT94L43
Experience Our Connectivity.
REV. 1.0.2
SONET/SDH OC-12 TO 12XDS3/E3 MAPPER

## STS-3/STM-1 TELECOM BUS INTERFACE - TRANSMIT DIRECTION

| Pin \# | Signal Name | I/O | Signal <br> TYPE | Description |
| :---: | :---: | :---: | :---: | :---: |
| B18 | $\begin{aligned} & \text { STS3TxA_ALARM_0 } \\ & \text { ING_LCV_IN_0 } \\ & \text { ING_RxNEG_IN_0 } \\ & \text { TxSTS1PL_0 } \end{aligned}$ | I/O | TTL/ CMOS | Transmit STS-3/STM-1 Telecom Bus - Alarm Indicator Input Channel 0; DS3/E3 Framer Block LCVIRxNEG Input Pin - Channel 0: <br> The function of this input pin depends upon whether or not the STS-3/STM-1 Telecom Bus Interface for Channel 0 has been enabled. <br> If STS-3/STM-1 Telecom Bus (Channel 0) has been enabled Transmit STS-3/STM-1 Telecom Bus Interface - Alarm Indicator Input: <br> This input pin pulses "High" coincident to any STS-1 signal (which is carrying the AIS-P indicator) being applied to the STS3TxA_D_0[7:0] input data bus. <br> Note: If the STS3TXA_ALARM_0 input signal pulses "High" for any given STS-1 signal (within the incoming STS-3), then the XRT94L43 will automatically declare an AIS-P for that STS-1 channel. <br> If STS-3/STM-1 Telecom Bus (Channel 0) is disabled - DS3/E3 Framer Block LCVIRxNEG Input Pin - Channel 0): <br> If the STS-3/STM-1 Telecom Bus (Channel 0) is disabled and if the DS3/E3 Framer block (associated with Channel 0) is enabled then this pin will function as either an LCV or an RxNEG input pin. <br> If Channel 0 is configured to operate in the Single-Rail Mode, and if the Primary Frame Synchronizer block is configured to operate in the Ingress Path - ING_LCV_IN_0 Input pin <br> If the Primary Frame Synchronizer block (associated with Channel 0) is configured to operate in the Ingress Path, and if Channel 0 is configured to operate in the Single-Rail Mode, then this input pin will function as the "LCV" (Line Code Violation) input pin. In this case, the user should connect this particular input pin to the "LCV" output pin of the corresponding DS3/E3/STS-1 LIU Channel. <br> If Channel 7 is configured to operate in the Dual-Rail Mode, and if the Primary Frame Synchronizer block is configured to operate in the Ingress Path - ING_RxNEG_IN_0: <br> If the Primary Frame Synchronizer block (associated with Channel 0) is configured to operate in the Ingress Path and if Channel 0 is configured to operate in the Dual-Rail Mode, then this input pin will function as the "RxNEG" (Negative Polarity Data) input pin. In this case, the user should connect this particular input to the "RxNEG" output pin of the corresponding DS3/E3/STS-1 LIU Channel <br> Note: This pin is inactive if the Primary Frame Synchronizer block (associated with Channel 0) is NOT configured to operate in the Ingress Path. |

## STS-3/STM-1 TELECOM BUS INTERFACE - TRANSMIT DIRECTION

| PIN \# | Signal Name | 1/O | SignAL TYPE | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| D25 | STS3TxA_ALARM_1 ING_LCV_IN_1 <br> ING_RxNEG_IN_1 <br> TxSTS1PL_1 | 1/O | TTL/ CMOS | Transmit STS-3/STM-1 Telecom Bus - Alarm Indicator Input Channel 1; DS3/E3 Framer Block LCV/RxNEG Input Pin - Channel 1: <br> The function of this input pin depends upon whether or not the STS-3/STM-1 Telecom Bus Interface for Channel 1 has been enabled. <br> If STS-3/STM-1 Telecom Bus (Channel 1) has been enabled Transmit STS-3/STM-1 Telecom Bus Interface - Alarm Indicator Input: <br> This input pin pulses "High" coincident to any STS-1 signal (which is carrying the AIS-P indicator) being applied to the STS3TxA_D_1[7:0] input data bus. <br> Note: If the STS3TxA_ALARM_1 input signal pulses "High" for any given STS-1 signal (within the incoming STS-3), then the XRT94L43 will automatically declare an AIS-P for that STS-1 channel. <br> If STS-3/STM-1 Telecom Bus (Channel 1) is disabled - DS3/E3 Framer Block LCVIRxNEG Input Pin - Channel 1): <br> If the STS-3/STM-1 Telecom Bus (Channel 1) is disabled and if the DS3/E3 Framer block (associated with channel 1) is enabled then this pin will function as either an LCV or an RxNEG input pin. <br> If Channel 1 is configured to operate in the Single-Rail Mode, and if the Primary Frame Synchronizer block is configured to operate in the Ingress Path - ING_LCV_IN_1 Input Pin: <br> If the Primary Frame Synchronizer block (associated with Channel 1) is configured to operate in the Ingress Path, and if Channel 1 is configured to operate in the Single-Rail Mode, then this input pin will function as the "LCV" (Line Code Violation) input pin. In this case, the user should connect this particular input pin to the "LCV" output pin of the corresponding DS3/E3/STS-1 LIU Channel. <br> If Channel 1 is configured to operate in the Dual-Rail Mode, and if the Primary Frame Synchronizer block is configured to operate in the Ingress Path - ING_RxNEG_IN_1: <br> If the Primary Frame Synchronizer block (associated with Channel 1) is configured to operate in the Ingress Path and if Channel 1 is configured to operate in the Dual-Rail Mode, then this input pin will function as the "RxNEG" (Negative Polarity Data) input pin. In this case, the user should connect this particular input to the "RxNEG" output pin of the corresponding DS3/E3/STS-1 LIU Channel. <br> Note: This pin is inactive if the Primary Frame Synchronizer block (associated with Channel 1) is NOT configured to operate in the Ingress Path |

XRT94L43
Experience Our Connectivity.
REV. 1.0.2
SONET/SDH OC-12 TO 12XDS3/E3 MAPPER

## STS-3/STM-1 TELECOM BUS INTERFACE - TRANSMIT DIRECTION

| Pin \# | Signal Name | I/O | Signal <br> TYPE | Description |
| :---: | :---: | :---: | :---: | :---: |
| AB26 | $\begin{aligned} & \text { STS3TxA_ALARM_2 } \\ & \text { ING_LCV_IN_2 } \\ & \text { ING_RxNEG_IN_2 } \\ & \text { TxSTS1PL_2 } \end{aligned}$ | I/O | TTL/ CMOS | Transmit STS-3/STM-1 Telecom Bus - Alarm Indicator Input Channel 2; DS3/E3 Framer Block LCVIRxNEG Input Pin - Channel 2: <br> The function of this input pin depends upon whether or not the STS-3/STM-1 Telecom Bus Interface for Channel 2 has been enabled. <br> If STS-3ISTM-1 Telecom Bus (Channel 2) has been enabled Transmit STS-3/STM-1 Telecom Bus Interface - Alarm Indicator Input: <br> This input pin pulses "High" coincident to any STS-1 signal (which is carrying the AIS-P indicator) being applied to the STS3TxA_D_2[7:0] input data bus. <br> Note: If the STS3TxA_ALARM_2 input signal pulses "High" for any given STS-1 signal (within the incoming STS-3), then the XRT94L43 will automatically declare an AIS-P for that STS-1 channel. <br> If STS-3/STM-1 Telecom Bus (Channel 2) is disabled - DS3/E3 Framer Block LCV/RxNEG Input Pin - Channel 2): <br> If the STS-3/STM-1 Telecom Bus (Channel 2) is disabled and if the DS3/E3 Framer block (associated with channel 2) is enabled then this pin will function as either an LCV or an RxNEG input pin. <br> If Channel 2 is configured to operate in the Single-Rail Mode, and if the Primary Frame Synchronizer block is configured to operate in the Ingress Path - ING_LCV_IN_2 Input pin: <br> If the Primary Frame Synchronizer block (associated with Channel 2) is configured to operate in the Ingress Path, and if Channel 2 is configured to operate in the Single-Rail Mode, then this input pin will function as the "LCV" (Line Code Violation) input pin. In this case, the user should connect this particular input pin to the "LCV" output pin of the corresponding DS3/E3/STS-1 LIU Channel. <br> If Channel 2 is configured to operate in the Dual-Rail Mode, and if the Primary Frame Synchronizer block is configured to operate in the Ingress Path - ING_RxNEG_IN_2: <br> If the Primary Frame Synchronizer block (associated with Channel 2) is configured to operate in the Ingress Path and if Channel 2 is configured to operate in the Dual-Rail Mode, then this input pin will function as the "RxNEG" (Negative Polarity Data) input pin. In this case, the user should connect this particular input to the "RxNEG" output pin of the corresponding DS3/E3/STS-1 LIU Channel. <br> Note: This pin is inactive if the Primary Frame Synchronizer block (associated with Channel 2) is NOT configured to operate in the Ingress Path. |

## STS-3/STM-1 TELECOM BUS INTERFACE - TRANSMIT DIRECTION

| PIN \# | Signal Name | I/O | Signal TYPE | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| AF22 | STS3TxA_ALARM_3 ING_LCV_IN_3 <br> ING_RxNEG_IN_3 <br> TxSTS1PL_3 | I/O | TTL/ CMOS | Transmit STS-3/STM-1 Telecom Bus - Alarm Indicator Input Channel 3; DS3/E3 Framer Block LCV/RxNEG Input Pin - Channel 3: <br> The function of this input pin depends upon whether or not the STS-3/STM-1 Telecom Bus Interface for Channel 3 has been enabled. <br> If STS-3/STM-1 Telecom Bus (Channel 3) has been enabled Transmit STS-3/STM-1 Telecom Bus Interface - Alarm Indicator Input: <br> This input pin pulses "High" coincident to any STS-1 signal (which is carrying the AIS-P indicator) being applied to the STS3TxA_D_3[7:0] input data bus. <br> Note: If the STS3TxA_ALARM_3 input signal pulses "High" for any given STS-1 signal (within the incoming STS-3), then the XRT94L43 will automatically declare an AIS-P for that STS-1 channel. <br> If STS-3/STM-1 Telecom Bus (Channel 3) is disabled - DS3/E3 Framer Block LCVIRxNEG Input Pin - Channel 3): <br> If the STS-3/STM-1 Telecom Bus (Channel 3) is disabled and if the DS3/E3 Framer block (associated with channel 3) is enabled then this pin will function as either an LCV or an RxNEG input pin. <br> If Channel 3 is configured to operate in the Single-Rail Mode, and if the Primary Frame Synchronizer block is configured to operate in the Ingress Path - ING_LCV_IN_3 Input pin: <br> If the Primary Frame Syncronizer block (associated with Channel 3) is configured to operate in the Ingress Path, and if Channel 3 is configured to operate in the Single-Rail Mode, then this input pin will function as the "LCV" (Line Code Violation) input pin. In this case, the user should connect this particular input pin to the "LCV" output pin of the corresponding DS3/E3/STS-1 LIU Channel. <br> If Channel 3 is configured to operate in the Dual-Rail Mode, and if the Primary Frame Synchronizer block is configured to operate in the Ingress Path - ING_RxNEG_IN_3: <br> If the Primary Frame Synchronizer block (associated with Channel 3) is configured to operate in the Ingress Path and if Channel 3 is configured to operate in the Dual-Rail Mode, then this input pin will function as the "RxNEG" (Negative Polarity Data) input pin. In this case, the user should connect this particular input to the "RxNEG" output pin of the corresponding DS3/E3/STS-1 LIU Channel. <br> Note: This pin is inactive if the Frame Generator block, associated with Channel 3 is by-passed |

## STS-3/STM-1 TELECOM BUS INTERFACE - TRANSMIT DIRECTION

| Pin \# | Signal Name | I/O | Signal <br> TYPE | Description |
| :---: | :---: | :---: | :---: | :---: |
| C15 | $\begin{aligned} & \text { STS3TxA_D_0_0 } \\ & \text { TxSBDATA_0 } \\ & \text { RLOOP_0 } \end{aligned}$ | I/O | TTL/ CMOS | Transmit STS-3/STM-1 Telecom Bus - Channel 0 - Input Data Bus Pin Number 0/RLOOP_0 (General Purpose) output pin: <br> The function of this pin depends upon whether or not the STS-3/ STM-1 Telecom Bus Interface, associated with Channel 0 is enabled. <br> If STS-3/STM-1 Telecom Bus (Channel 0) has been enabled Transmit STS-3/STM-1 Telecom Bus Interface - Input Data Bus Pin Number 0: <br> This input pin along with STS3TxA_D_0[7:1] function as the STS-3/ STM-1 Transmit (Add) Telecom Bus - Input Data Bus for Channel 0. This input pin functions as the LSB (Least Significant Bit) input pin on the Transmit (Add) Telecom Bus - Input Data Bus. The STS-3/STM-1 Telecom Bus interface will sample and latch this pin upon the falling edge of STS3TxA_CLK_0. <br> The LSB of any byte, which is being input into the STS-3/STM-1 <br> Transmit Telecom Bus - Data Bus (for Channel 0) should be input via this pin. <br> If STS-3/STM-1 Telecom Bus (Channel 0 ) is disabled - RLOOP_0 (General Purpose) output Pin: <br> This output pin can be used as a general purpose output pin. <br> The state of this output pin can be controlled by writing the appropriate value into Bit 1 (RLOOP) within the Line Interface Drive Register associated with Channel 0 (Indirect Address $=0 \times 1 E$, 0x80), (Direct Address = 0x1F80). <br> Note: For Product Legacy purposes, this pin is called RLOOP_0 because one possible application is to tie this output pin to an RLOOP (Remote Loop-back) input pin from one of Exar's XRT73LOX/XRT75LOX DS3/E3/STS-1 LIU devices. However, this output pin, and the corresponding register bit can be used for any purpose. |

## STS-3/STM-1 TELECOM BUS INTERFACE - TRANSMIT DIRECTION

| Pin \# | Signal Name | 1/0 | Signal <br> Type | Description |
| :---: | :---: | :---: | :---: | :---: |
| C16 | $\begin{aligned} & \text { STS3TxA_D_0_1 } \\ & \text { TxSBDATA_1 } \\ & \text { REQ_0 } \end{aligned}$ | I/O | TTL/ CMOS | Transmit STS-3/STM-1 Telecom Bus - Channel 0 - Input Data Bus Pin Number 0/REQ_0 (General Purpose) output Pin: <br> The function of this pin depends upon whether or not the STS-3/ STM-1 Telecom Bus Interface, associated with Channel 0 is enabled. <br> If STS-3/STM-1 Telecom Bus (Channel 0) has been enabled -STS-3/STM-1 Transmit Telecom Bus - Input Data Bus Pin Number 1: <br> This input pin along with STS3TxA_D_0[7:2] and STS3TxA_D_0_0 function as the STS-3/STM-1 Transmit (Add) Telecom Bus - Input Data Bus for Channel 0. The STS-3/STM-1 Telecom Bus interface will sample and latch this pin upon the falling edge of STS3TxA_CLK_0. <br> If STS-3/STM-1 Telecom Bus (Channel 0) is disabled - REQ_0 (General Purpose) output pin. <br> This output pin can be used as a general purpose output pin. <br> The state of this output pin can be controlled by writing the appropriate value into Bit 5 (REQB) within the Line Interface Drive Register associated with Channel 0 (Indirect Address = 0x1E, 0x80), (Direct Address = 0x1F01). <br> Note: For Product Legacy purposes, this pin is called REQ_0 because one possible application is to tie this output pin to an REQB (Receive Equalizer By-Pass) or REQEN (Receive Equalizer Enable) input pin from one of Exar's XRT73LOX/ XRT75LOX DS3/E3/STS-1 LIU devices. However, this output pin, and the corresponding register bit can be used for any purpose. |

XRT94L43
Experience Our Connectivity.

## STS-3/STM-1 TELECOM BUS INTERFACE - TRANSMIT DIRECTION

| PIN \# | SIGNAL NAME | I/O | SIGNAL <br> TYPE | DESCRIPTION |
| :--- | :--- | :---: | :---: | :--- |$|$| B19 | STS3TxA_D_0_2 <br> TxSBDATA_2 <br> DS3/E3/ <br> STS1_DATA_IN_0 |
| :--- | :--- |

STS-3/STM-1 TELECOM BUS INTERFACE - TRANSMIT DIRECTION

| PIN \# | Signal Name | 1/0 | Signal <br> TYPE | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| B23 | $\begin{aligned} & \text { STS3TxA_D_0_3 } \\ & \text { TxSBDATA_3 } \\ & \text { DS3/E3/ } \\ & \text { STS1_DATA_IN_4 } \end{aligned}$ | I | TTL | Transmit STS-3/STM-1 Telecom Bus - Channel 0 - Input Data Bus Pin Number 3/DS3/E3 Framer or Receive STS-1 TOH Processor block line interface input Pin - Channel 4: <br> The function of this pin depends upon whether or not the STS-3/ STM-1 Telecom Bus Interface, associated with Channel 0 is enabled. If STS-3/STM-1 Telecom Bus (Channel 0) has been enabled -STS-3/STM-1 Transmit Telecom Bus - Input Data Bus Pin Number 2: STS3TxA_D_0_3: <br> This input pin along with STS3TxA_D_0[7:4] and STS3TxA_D_0[2:0] function as the STS-3/STM-1 Transmit (Add) Telecom Bus - Input Data Bus for Channel 0. The STS-3/STM-1 Telecom Bus interface will sample and latch this pin upon the falling edge of STS3TxA_CLK_0. <br> If STS-3/STM-1 Telecom Bus (Channel 0) is disabled - DS3/E3/ STS1_DATA_IN - DS3/E3/STS-1 Line Interface Data Input - Channel 4: <br> This input accepts single-rail, recovered DS3, E3 or STS-1 data (from a DS3/E3/STS-1 LIU IC). This input pin should be connected to the RPOS output of the DS3/E3/STS-1 LIU IC (corresponding to channel 4). <br> By default, the data that is applied to this input pin will be latched into the XRT94L43 upon the falling edge of the DS3/E3/STS1_CLK_IN_4 signal pin number A22. <br> For DS3/E3 Applications <br> The XRT94L43 can be configured to latch this input signal upon the rising edge of the DS3/E3/STS1_CLK_IN_4 signal by setting Bit 1 (DS3/E3/STS1_CLK_IN Invert), within the I/O Control Register Channel 4 (Indirect Address $=0 \times 5 E, 0 \times 01$ ), (Direct Address $=$ $0 \times 5 F 01$ ) to a "1". <br> For STS-1 Applications <br> The XRT94L43 can not be configured to sample the DS3/E3/ STS1_DATA_IN_4 signal upon the rising edge of DS3/E3/ STS1_CLK_IN_4. |

XRT94L43
Experience Our Connectivity.
REV. 1.0.2
SONET/SDH OC-12 TO 12XDS3/E3 MAPPER
STS-3/STM-1 TELECOM BUS INTERFACE - TRANSMIT DIRECTION

| PIN \# | SIGNAL NAME | I/O | SIGNAL <br> TYPE | DESCRIPTION |
| :--- | :--- | :---: | :---: | :--- |$|$| B25 | STS3TxA_D_0_4 <br> TxSBDATA_4 <br> DS3/E3/ <br> STS1_DATA_IN_8 |
| :--- | :--- |

## STS-3/STM-1 TELECOM BUS INTERFACE - TRANSMIT DIRECTION

| PIN \# | Signal Name | 1/0 | Signal <br> TYPE | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| F15 | $\begin{aligned} & \text { STS3TxA_D_0_5 } \\ & \text { TxSBDATA_5 } \\ & \text { DS3/E3/ } \\ & \text { STS1_CLK_IN_0 } \end{aligned}$ | I | TTL | Transmit STS-3/STM-1 Telecom Bus - Channel 0 - Input Data Bus Pin Number 5/DS3/E3 Framer or Receive STS-1 TOH Processor block line interface clock input Pin - Channel 0 : <br> The function of this pin depends upon whether or not the STS-3/ STM-1 Telecom Bus Interface, associated with Channel 0 is enabled. If STS-3/STM-1 Telecom Bus (Channel 0) has been enabled -STS-3/STM-1 Transmit Telecom Bus - Input Data Bus Pin Number 5: STS3TxA_D_0_5: <br> This input pin along with STS3TxA_D_0[7:6] and STS3TxA_D_0[4:0] function as the STS-3/STM-1 Transmit (Add) Telecom Bus - Input Data Bus for Channel 0. The STS-3/STM-1 Telecom Bus interface will sample and latch this pin upon the falling edge of STS3TxA_CLK_0. <br> If STS-3/STM-1 Telecom Bus (Channel 0) is disabled - DS3/E3/ STS1_CLK_IN - DS3/E3/STS-1 Line Interface Clock Input - Channel 0: <br> This input accepts a recovered DS3, E3 or STS-1 clock signal (from a DS3/E3/STS-1 LIU IC). This input pin should be connected to the RCLK output of the DS3/E3/STS-1 LIU IC (corresponding to channel $0)$. <br> The XRT94L43 uses this clock signal to sample and latch the data that is applied to the DS3/E3/STS1_DATA_IN_0 input pin number B19. <br> By default, the data that is applied to the DS3/E3/STS1_DATA_IN_0 input pin will be latched into the XRT94L43 upon the falling edge of this clock signal. <br> For DS3/E3 Applications <br> The XRT94L43 can be configured to latch the DS3/E3/ <br> STS1_DATA_IN_0 signal upon the rising edge of this clock signal by setting Bit 1 (DS3/E3/STS1_CLK_IN Invert), within the I/O Control Register - Channel 0 (Indirect Address = 0x1E, 0x01)," (Direct Address = 0x1F01) to a "1". <br> For STS-1 Applications <br> The XRT94L43 can not be configured to sample the DS3/E3/ STS1_DATA_IN_0 signal upon the rising edge of this clock signal. |

## STS-3/STM-1 TELECOM BUS INTERFACE - TRANSMIT DIRECTION

| PIN \# | Signal Name | 1/O | Signal <br> TYPE | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| A22 | $\begin{aligned} & \text { STS3TxA_D_0_6 } \\ & \text { TxSBDATA_6 } \\ & \text { DS3/E3/ } \\ & \text { STS1_CLK_IN_4 } \end{aligned}$ | 1 | TTL | Transmit STS-3/STM-1 Telecom Bus - Channel 0 - Input Data Bus Pin Number 6/DS3/E3 Framer or Receive STS-1 TOH Processor block line interface clock input Pin - Channel 4: <br> The function of this pin depends upon whether or not the STS-3/ STM-1 Telecom Bus Interface, associated with Channel 0 is enabled. <br> If STS-3ISTM-1 Telecom Bus (Channel 0) has been enabled -STS-3/STM-1 Transmit Telecom Bus - Input Data Bus Pin Number 6: STS3TxA_D_0_6: <br> This input pin along with STS3TxA_D_0_7 and STS3TxA_D_0[5:0] function as the STS-3/STM-1 Transmit (Add) Telecom Bus - Input Data Bus for Channel 0. The STS-3/STM-1 Telecom Bus interface will sample and latch this pin upon the falling edge of STS3TxA_CLK_0. <br> If STS-3/STM-1 Telecom Bus (Channel 0 ) is disabled - DS3/E3/ STS1_CLK_IN - DS3/E3/STS-1 Line Interface Clock Input - Channel 4: <br> This input accepts a recovered DS3, E3 or STS-1 clock signal (from a DS3/E3/STS-1 LIU IC). This input pin should be connected to the RCLK output of the DS3/E3/STS-1 LIU IC (corresponding to channel 4). <br> The XRT94L43 uses this clock signal to sample and latch the data that is applied to the DS3/E3/STS1_DATA_IN_4 input pin number B23. <br> By default, the data that is applied to the DS3/E3/STS1_DATA_IN_4 input pin will be latched into the XRT94L43 upon the falling edge of this clock signal. <br> For DS3/E3 Applications <br> The XRT94L43 can be configured to latch the DS3/E3/ <br> STS1_DATA_IN_4 signal upon the rising edge of this clock signal by setting Bit 1 (DS3/E3/STS1_CLK_IN Invert), within the I/O Control Register - Channel 4 (Indirect Address = 0x5E, 0x01), (Direct Address = 0x5F01) to a "1". <br> For STS-1 Applications <br> The XRT94L43 can not be configured to sample the DS3/E3/ STS1_DATA_IN_4 signal upon the rising edge of this clock signal. |

## STS-3/STM-1 TELECOM BUS INTERFACE - TRANSMIT DIRECTION

| PIN \# | Signal Name | I/O | Signal TYPE | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| A24 | $\begin{aligned} & \text { STS3TxA_D_0_7 } \\ & \text { TxSB_DATA_7 } \\ & \text { DS3/E3/ } \\ & \text { STS1_CLK_IN_8 } \end{aligned}$ | 1 | TTL | Transmit STS-3/STM-1 Telecom Bus - Channel 0 - Input Data Bus Pin Number 7IDS3/E3 Framer or Receive STS-1 TOH Processor block line interface clock input Pin - Channel 8: <br> The function of this pin depends upon whether or not the STS-3/ STM-1 Telecom Bus Interface, associated with STS-3/STM-1 Channel 0 is enabled. <br> If STS-3/STM-1 Telecom Bus (STS-3/STM-1 - Channel 0) has been enabled - STS-3/STM-1 Transmit Telecom Bus - Input Data Bus Pin Number 7: STS3TxA_D_0_7: <br> This input pin along with STS3TxA_D_0[6:0] function as the STS-3/ STM-1 Transmit (Add) Telecom Bus - Input Data Bus for Channel 0. The STS-3/STM-1 Telecom Bus interface will sample and latch this pin upon the falling edge of STS3TxA_CLK_0. <br> Note: This input pin functions as the MSB (Most Significant Bit) of the Transmit (Add) Telecom Bus, for Channel 0. <br> If STS-3/STM-1 Telecom Bus (STS-3/STM-1 - Channel 0 ) is disabled - DS3/E3/STS1_CLK_IN - DS3/E3/STS-1 Line Interface Clock Input - Channel 8: <br> This input accepts a recovered DS3, E3 or STS-1 clock signal (from a DS3/E3/STS-1 LIU IC). This input pin should be connected to the RCLK output of the DS3/E3/STS-1 LIU IC (corresponding to channel 8). <br> The XRT94L43 uses this clock signal to sample and latch the data that is applied to the DS3/E3/STS1_DATA_IN_8 input pin number B25. <br> By default, the data that is applied to the DS3/E3/STS1_DATA_IN_8 input pin will be latched into the XRT94L43 upon the falling edge of this clock signal. <br> For DS3/E3 Applications <br> The XRT94L43 can be configured to latch the DS3/E3/ <br> STS1_DATA_IN_8 signal upon the rising edge of this clock signal by setting Bit 1 (DS3/E3/STS1_CLK_IN Invert), within the I/O Control Register - Channel 8 (Indirect Address = 0x9E, 0x01), " (Direct Address = 0x9F01) to a "1". <br> For STS-1 Applications <br> The XRT94L43 can not be configured to sample the DS3/E3/ STS1_DATA_IN_8 signal upon the rising edge of this clock signal. |

## STS-3/STM-1 TELECOM BUS INTERFACE - TRANSMIT DIRECTION

| Pin \# | Signal Name | I/O | Signal <br> TYPE | Description |
| :---: | :---: | :---: | :---: | :---: |
| C25 | $\begin{aligned} & \text { STS3TxA_D_1_0 } \\ & \text { TxSBDATA_0 } \\ & \text { RLOOP_1 } \end{aligned}$ | I/O | TTL | Transmit STS-3/STM-1 Telecom Bus - Channel 1 - Input Data Bus Pin Number 0/RLOOP_1 (General Purpose) output Pin: <br> The function of this pin depends upon whether or not the STS-3/ STM-1 Telecom Bus Interface, associated with Channel 1 is enabled. If STS-3ISTM-1 Telecom Bus (Channel 1) has been enabled -STS-3/STM-1 Transmit Telecom Bus - Input Data Bus Pin Number 0 : <br> This input pin along with STS3TxA_D_1[7:1] function as the STS-3/ STM-1 Transmit (Add) Telecom Bus - Input Data Bus for Channel 1. This input pin functions as the LSB (Least Significant Bit) input pin on the Transmit (Add) Telecom Bus - Input Data Bus. The STS-3/STM-1 Telecom Bus interface will sample and latch this pin upon the falling edge of STS3TxA_CLK_1. <br> The LSB of any byte, which is being input into the STS-3/STM-1 <br> Transmit Telecom Bus - Data Bus (for Channel 1) should be input via this pin. <br> If STS-3/STM-1 Telecom Bus (Channel 1) is disabled - RLOOP_1 (General Purpose) output Pin: <br> This output pin can be used as a general purpose output pin. <br> The state of this output pin can be controlled by writing the appropriate value into Bit 1 (RLOOP) within the Line Interface Drive Register associated with Channel 1 (Indirect Address = 0x2E, 0x80), (Direct Address = 0x2F80). <br> Note: For Product Legacy purposes, this pin is called RLOOP_1 because one possible application is to tie this output pin to an RLOOP (Remote Loop-back) input pin from one of Exar's XRT73LOX/XRT75LOX DS3/E3/STS-1 LIU devices. However, this output pin, and the corresponding register bit can be used for any purpose. |

## STS-3/STM-1 TELECOM BUS INTERFACE - TRANSMIT DIRECTION

| Pin \# | Signal Name | 1/0 | Signal <br> TYPE | Description |
| :---: | :---: | :---: | :---: | :---: |
| B26 | $\begin{aligned} & \text { STS3TxA_D_1_1 } \\ & \text { TxSBDATA_1 } \\ & \text { REQ_1 } \end{aligned}$ | I/O | TTL | Transmit STS-3/STM-1 Telecom Bus - Channel 1 - Input Data Bus Pin Number 1/REQ_1 (General Purpose) output Pin: <br> The function of this pin depends upon whether or not the STS-3/ STM-1 Telecom Bus Interface, associated with Channel 1 is enabled. <br> If STS-3/STM-1 Telecom Bus (Channel 1) has been enabled -STS-3/STM-1 Transmit Telecom Bus - Input Data Bus Pin Number 1: <br> This input pin along with STS3TxA_D_1[7:2] and STS3TxA_D_1_0 function as the STS-3/STM-1 Transmit (Add) Telecom Bus - Input Data Bus for Channel 1. The STS-3/STM-1 Telecom Bus interface will sample and latch this pin upon the falling edge of STS3TxA_CLK_1. <br> If STS-3/STM-1 Telecom Bus (Channel 1) is disabled - REQ_1 (General Purpose) output Pin: <br> This output pin can be used as a general purpose output pin. <br> The state of this output pin can be controlled by writing the appropriate value into Bit 5 (REQB) within the Line Interface Drive Register associated with Channel 1 (Indirect Address = 0x2E, 0x80), (Direct Address = 0x2F80). <br> Note: For Product Legacy purposes, this pin is called REQ_1 because one possible application is to tie this output pin to an REQB (Receive Equalizer By-Pass) or REQEN (Receive Equalizer Enable) input pin from one of Exar's XRT73LOX/ XRT75LOX DS3/E3/STS-1 LIU devices. However, this output pin, and the corresponding register bit can be used for any purpose. |

XRT94L43
Experience Our Connectivity.

## STS-3/STM-1 TELECOM BUS INTERFACE - TRANSMIT DIRECTION

| PIN \# | SIGNAL NAME | I/O | SIGNAL <br> TYPE | DESCRIPTION |
| :--- | :--- | :---: | :---: | :--- |$|$| STS3TxA_D_1_2 <br> TxSBDATA_2 <br> DS3/E3/ <br> STS1_DATA_IN_1 |
| :--- |

STS-3/STM-1 TELECOM BUS INTERFACE - TRANSMIT DIRECTION

| PIN \# | Signal Name | 1/O | Signal TYPE | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| G24 | $\begin{aligned} & \text { STS3TxA_D_1_3 } \\ & \text { TxSBDATA_3 } \\ & \text { DS3/E3/ } \\ & \text { STS1DATA_IN_5 } \end{aligned}$ | I | TTL | Transmit STS-3ISTM-1 Telecom Bus - Channel 1 - Input Data Bus Pin Number 3/DS3/E3 Framer or Receive STS-1 TOH Processor block line interface input Pin - Channel 5: <br> The function of this pin depends upon whether or not the STS-3/ STM-1 Telecom Bus Interface, associated with Channel 1 is enabled. If STS-3/STM-1 Telecom Bus (Channel 1) has been enabled -STS-3/STM-1 Transmit Telecom Bus - Input Data Bus Pin Number 3: STS3TxA_D_1_3: <br> This input pin along with STS3TxA_D_1[7:4] and STS3TxA_D_1[2:0] function as the STS-3/STM-1 Transmit (Add) Telecom Bus - Input Data Bus for Channel 1. The STS-3/STM-1 Telecom Bus interface will sample and latch this pin upon the falling edge of STS3TxA_CLK_1. <br> If STS-3/STM-1 Telecom Bus (Channel 1) is disabled - DS3/E3/ STS1_DATA_IN - DS3/E3/STS-1 Line Interface Data Input - Channel 5: <br> This input accepts single-rail, recovered DS3, E3 or STS-1 data (from a DS3/E3/STS-1 LIU IC). This input pin should be connected to the RPOS output of the DS3/E3/STS-1 LIU IC (corresponding to channel 5). <br> By default, the data that is applied to this input pin will be latched into the XRT94L43 upon the falling edge of the DS3/E3/STS1_CLK_IN_5 signal pin number F23. <br> For DS3/E3 Applications <br> The XRT94L43 can be configured to latch this input signal upon the rising edge of the DS3/E3/STS1_CLK_IN_5 signal by setting Bit 1 (DS3/E3/STS1_CLK_IN Invert), within the I/O Control Register Channel 5 (Indirect Address = 0x6E, 0x01), (Direct Address = 0x6F01) to a "1". <br> For STS-1 Applications <br> The XRT94L43 can not be configured to sample the DS3/E3/ STS1_DATA_IN_5 signal upon the rising edge of DS3/E3/ STS1_CLK_IN_5. |

XRT94L43
Experience Our Connectivity.
REV. 1.0.2
SONET/SDH OC-12 TO 12XDS3/E3 MAPPER
STS-3/STM-1 TELECOM BUS INTERFACE - TRANSMIT DIRECTION

| PIN \# | SIGNAL NAME | I/O | SIGNAL <br> TYPE | DESCRIPTION |
| :--- | :--- | :---: | :---: | :--- |$|$| STS3TxA_D_1_4 <br> TxSBDATA_4 <br> DS3/E3/ <br> STS1_DATA_IN_9 |
| :--- |

## STS-3/STM-1 TELECOM BUS INTERFACE - TRANSMIT DIRECTION

| PIN \# | Signal Name | 1/0 | Signal <br> TYPE | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| D26 | $\begin{aligned} & \text { STS3TxA_D_1_5 } \\ & \text { DS3/E3/ } \\ & \text { STS1_Clk_IN_1 } \\ & \text { TxSBData_5 } \end{aligned}$ | \| | TTL | Transmit STS-3ISTM-1 Telecom Bus - Channel 1 - Input Data Bus Pin Number 5/DS3/E3 Framer or Receive STS-1 TOH Processor block line interface clock input Pin - Channel 1: <br> The function of this pin depends upon whether or not the STS-3/ STM-1 Telecom Bus Interface, associated with Channel 1 is enabled. If STS-3/STM-1 Telecom Bus (Channel 1) has been enabled -STS-3/STM-1 Transmit Telecom Bus - Input Data Bus Pin Number 5: STS3TxA_D_1_5: <br> This input pin along with STS3TxA_D_1[7:6] and STS3TxA_D_1[4:0] function as the STS-3/STM-1 Transmit (Add) Telecom Bus - Input Data Bus for Channel 1. The STS-3/STM-1 Telecom Bus interface will sample and latch this pin upon the falling edge of STS3TxA_CLK_1. <br> If STS-3/STM-1 Telecom Bus (Channel 1) is disabled - DS3/E3/ STS1_CLK_IN - DS3/E3/STS-1 Line Interface Clock Input - Channel 1: <br> This input accepts a recovered DS3, E3 or STS-1 clock signal (from a DS3/E3/STS-1 LIU IC). This input pin should be connected to the RCLK output of the DS3/E3/STS-1 LIU IC (corresponding to channel <br> 1). The XRT94L43 uses this clock signal to sample and latch the data that is applied to the DS3/E3/STS1_DATA_IN_1 input pin number E26. <br> By default, the data that is applied to the DS3/E3/STS1_DATA_IN_1 input pin will be latched into the XRT94L43 upon the falling edge of this clock signal. <br> For DS3/E3 Applications <br> The XRT94L43 can be configured to latch the DS3/E3/ <br> STS1_DATA_IN_1 signal upon the rising edge of this clock signal by setting Bit 1 (DS3/E3/STS1_CLK_IN Invert), within the I/O Control Register - Channel 1 (Indirect Address $=0 \times 2 \mathrm{E}, 0 \times 01$ ), (Direct Address = 0x2F01) to a "1". <br> For STS-1 Applications <br> The XRT94L43 can not be configured to sample the DS3/E3/ STS1_DATA_IN_1 signal upon the rising edge of this clock signal. |

## STS-3/STM-1 TELECOM BUS INTERFACE - TRANSMIT DIRECTION

| Pin \# | Signal Name | I/O | Signal <br> TYPE | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| F23 | $\begin{aligned} & \text { STS3TxA_D_1_6 } \\ & \text { DS3/E3/ } \\ & \text { STS1_Clk_IN_5 } \\ & \text { TxSBData_6 } \end{aligned}$ | 1 | TTL | Transmit STS-3/STM-1 Telecom Bus - Channel 1 - Input Data Bus Pin Number 6/DS3/E3 Framer or Receive STS-1 TOH Processor block line interface clock input Pin - Channel 5: <br> The function of this pin depends upon whether or not the STS-3/ STM-1 Telecom Bus Interface, associated with Channel 1 is enabled. If STS-3/STM-1 Telecom Bus (Channel 1) has been enabled -STS-3/STM-1 Transmit Telecom Bus - Input Data Bus Pin Number 6: STS3TxA_D_1_6: <br> This input pin along with STS3TxA_D_1_7 and STS3TxA_D_1[5:0] function as the STS-3/STM-1 Transmit (Add) Telecom Bus - Input Data Bus for Channel 1. The STS-3/STM-1 Telecom Bus interface will sample and latch this pin upon the falling edge of STS3TxA_CLK_1. <br> If STS-3/STM-1 Telecom Bus (Channel 1) is disabled - DS3/E3/ STS1_CLK_IN - DS3/E3/STS-1 Line Interface Clock Input - Channel 5: <br> This input accepts a recovered DS3, E3 or STS-1 clock signal (from a DS3/E3/STS-1 LIU IC). This input pin should be connected to the RCLK output of the DS3/E3/STS-1 LIU IC (corresponding to channel 5). The XRT94L43 uses this clock signal to sample and latch the data that is applied to the DS3/E3/STS1_DATA_IN_5 input pin number G24. <br> By default, the data that is applied to the DS3/E3/STS1_DATA_IN_5 input pin will be latched into the XRT94L43 upon the falling edge of this clock signal. <br> For DS3/E3 Applications <br> The XRT94L43 can be configured to latch the DS3/E3/ <br> STS1_DATA_IN_5 signal upon the rising edge of this clock signal by setting Bit 1 (DS3/E3/STS1_CLK_IN Invert), within the I/O Control Register - Channel 5 (Indirect Address = 0x6E, 0x01), (Direct Address = 0x6F01) to a "1". <br> For STS-1 Applications <br> The XRT94L43 can not be configured to sample the DS3/E3/ STS1_DATA_IN_5 signal upon the rising edge of this clock signal. |

## STS-3/STM-1 TELECOM BUS INTERFACE - TRANSMIT DIRECTION

| PIN \# | Signal Name | 1/O | Signal TYPE | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| H23 | $\begin{aligned} & \text { STS3TxA_D_1_7 } \\ & \text { DS3/E3/ } \\ & \text { STS1_Clk_IN_9 } \\ & \text { TxSBData_7 } \end{aligned}$ | 1 | TTL | Transmit STS-3/STM-1 Telecom Bus - Channel 1 - Input Data Bus Pin Number 7IDS3/E3 Framer or Receive STS-1 TOH Processor block line interface clock input Pin - Channel 9: <br> The function of this pin depends upon whether or not the STS-3/ STM-1 Telecom Bus Interface, associated with Channel 1 is enabled. If STS-3/STM-1 Telecom Bus (Channel 1) has been enabled -STS-3/STM-1 Transmit Telecom Bus - Input Data Bus Pin Number 7: STS3TxA_D_1_7: <br> This input pin along with STS3TxA_D_1[6:0] function as the STS-3/ STM-1 Transmit (Add) Telecom Bus - Input Data Bus for Channel 1. The STS-3/STM-1 Telecom Bus interface will sample and latch this pin upon the falling edge of STS3TxA_CLK_1. <br> Nоте: This input pin functions as the MSB (Most Significant Bit) of the Transmit (Add) Telecom Bus, for Channel 1. <br> If STS-3/STM-1 Telecom Bus (Channel 1) is disabled - DS3/E3/ STS1_CLK_IN - DS3/E3/STS-1 Line Interface Clock Input - Channel 9: <br> This input accepts a recovered DS3, E3 or STS-1 clock signal (from a DS3/E3/STS-1 LIU IC). This input pin should be connected to the RCLK output of the DS3/E3/STS-1 LIU IC (corresponding to channel 9). The XRT94L43 uses this clock signal to sample and latch the data that is applied to the DS3/E3/STS1_DATA_IN_9 input pin number J24. <br> By default, the data that is applied to the DS3/E3/STS1_DATA_IN_9 input pin will be latched into the XRT94L43 upon the falling edge of this clock signal. <br> For DS3/E3 Applications <br> The XRT94L43 can be configured to latch the DS3/E3/ <br> STS1_DATA_IN_9 signal upon the rising edge of this clock signal by setting Bit 1 (DS3/E3/STS1_CLK_IN Invert), within the I/O Control <br> Register - Channel 9 (Indirect Address = 0xAE, 0x01), " (Direct Address = 0xAF01) to a "1". <br> For STS-1 Applications <br> The XRT94L43 can not be configured to sample the DS3/E3/ STS1_DATA_IN_9 signal upon the rising edge of this clock signal. |

## STS-3/STM-1 TELECOM BUS INTERFACE - TRANSMIT DIRECTION

| PIN \# | SIGNAL NAME | I/O | SIGNAL <br> TYPE | DESCRIPTION |
| :--- | :--- | :--- | :--- | :--- |$|$| AD26 | STS3TXA_D_2_0 <br> RLOOP_2 <br> TxSBData_0 |
| :--- | :--- |

## STS-3/STM-1 TELECOM BUS INTERFACE - TRANSMIT DIRECTION

| PIn \# | Signal Name | I/O | Signal <br> TYPE | Description |
| :---: | :---: | :---: | :---: | :---: |
| AE26 | $\begin{aligned} & \text { STS3TxA_D_2_1 } \\ & \text { REQ_2 } \\ & \text { TxSBData_1 } \end{aligned}$ | I/O | TTL | Transmit STS-3/STM-1 Telecom Bus - Channel 2 - Input Data Bus Pin Number 1/REQ_2 (General Purpose) output Pin: <br> The function of this pin depends upon whether or not the STS-3/ STM-1 Telecom Bus Interface, associated with Channel 1 is enabled. If STS-3ISTM-1 Telecom Bus (Channel 2) has been enabled -STS-3/STM-1 Transmit Telecom Bus - Input Data Bus Pin Number 1: <br> This input pin along with STS3TxA_D_2[7:2] and STS3TxA_D_2_0 function as the STS-3/STM-1 Transmit (Add) Telecom Bus - Input Data Bus for Channel 2. The STS-3/STM-1 Telecom Bus interface will sample and latch this pin upon the falling edge of STS3TxA_CLK_2. <br> If STS-3/STM-1 Telecom Bus (Channel 2) is disabled - REQ_2 (General Purpose) output Pin: <br> This output pin can be used as a general purpose output pin. <br> The state of this output pin can be controlled by writing the appropriate value into Bit 5 (REQB) within the Line Interface Drive Register associated with Channel 2 (Indirect Address = 0x3E, 0x80), (Direct Address = 0x3F80). <br> Note: For Product Legacy purposes, this pin is called REQ_2 because one possible application is to tie this output pin to an REQB (Receive Equalizer By-Pass) or REQEN (Receive Equalizer Enable) input pin from one of Exar's XRT73LOX/ XRT75LOX DS3/E3/STS-1 LIU devices. However, this output pin, and the corresponding register bit can be used for any purpose. |

XRT94L43
Experience Our Connectivity.

## STS-3/STM-1 TELECOM BUS INTERFACE - TRANSMIT DIRECTION

| Pin \# | Signal Name | I/O | Signal <br> TYPE | Description |
| :---: | :---: | :---: | :---: | :---: |
| V24 | $\begin{aligned} & \text { STS3TxA_D_2_2 } \\ & \text { DS3/E3/ } \\ & \text { STS1_Data_IN_2 } \\ & \text { TxSBData_2 } \end{aligned}$ | 1 | TTL | Transmit STS-3/STM-1 Telecom Bus - Channel 2 - Input Data Bus Pin Number 2/DS3/E3 Framer or Receive STS-1 TOH Processor block line interface input Pin - Channel 2: <br> The function of this pin depends upon whether or not the STS-3/ STM-1 Telecom Bus Interface, associated with Channel 2 is enabled. If STS-3ISTM-1 Telecom Bus (Channel 2) has been enabled -STS-3/STM-1 Transmit Telecom Bus - Input Data Bus Pin Number 2: STS3TXA_D_2_2: <br> This input pin along with STS3TxA_D_2[7:3] and STS3TxA_D_2[1:0] function as the STS-3/STM-1 Transmit (Add) Telecom Bus - Input Data Bus for Channel 2. The STS-3/STM-1 Telecom Bus interface will sample and latch this pin upon the falling edge of STS3TxA_CLK_2. <br> If STS-3/STM-1 Telecom Bus (Channel 2) is disabled - DS3/E3/ STS1_DATA_IN - DS3/E3/STS-1 Line Interface Data Input - Channel 2: <br> This input accepts single-rail, recovered DS3, E3 or STS-1 data (from a DS3/E3/STS-1 LIU IC). This input pin should be connected to the RPOS output of the DS3/E3/STS-1 LIU IC (corresponding to channel 2). <br> By default, the data that is applied to this input pin will be latched into the XRT94L43 upon the falling edge of the DS3/E3/STS1_CLK_IN_2 signal pin number V25. <br> For DS3/E3 Applications <br> The XRT94L43 can be configured to latch this input signal upon the rising edge of the DS3/E3/STS1_CLK_IN_2 signal by setting Bit 1 (DS3/E3/STS1_CLK_IN Invert), within the I/O Control Register Channel 2 (Indirect Address = 0x3E, 0x01), (Direct Address = $0 \times 3 F 01$ ) to a "1". <br> For STS-1 Applications <br> The XRT94L43 can not be configured to sample the DS3/E3/ STS1_DATA_IN_2 signal upon the rising edge of DS3/E3/ STS1_CLK_IN_2. |

STS-3/STM-1 TELECOM BUS INTERFACE - TRANSMIT DIRECTION

| PIN \# | Signal Name | 1/O | Signal TYPE | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| AD24 | $\begin{aligned} & \text { STS3TxA_D_2_3 } \\ & \text { DS3/E3/ } \\ & \text { STS1_Data_IN_6 } \\ & \text { TxSBData_3 } \end{aligned}$ | 1 | TTL | Transmit STS-3ISTM-1 Telecom Bus - Channel 2 - Input Data Bus Pin Number 3/DS3/E3 Framer or Receive STS-1 TOH Processor block line interface input Pin - Channel 6: <br> The function of this pin depends upon whether or not the STS-3/ STM-1 Telecom Bus Interface, associated with Channel 2 is enabled. If STS-3/STM-1 Telecom Bus (Channel 2) has been enabled -STS-3/STM-1 Transmit Telecom Bus - Input Data Bus Pin Number 3: STS3TxA_D_2_3: <br> This input pin along with STS3TxA_D_2[7:4] and STS3TxA_D_2[2:0] function as the STS-3/STM-1 Transmit (Add) Telecom Bus - Input Data Bus for Channel 2. The STS-3/STM-1 Telecom Bus interface will sample and latch this pin upon the falling edge of STS3TxA_CLK_2. <br> If STS-3/STM-1 Telecom Bus (Channel 2) is disabled - DS3/E3/ STS1_DATA_IN - DS3/E3/STS-1 Line Interface Data Input - Channel 6: <br> This input accepts single-rail, recovered DS3, E3 or STS-1 data (from a DS3/E3/STS-1 LIU IC). This input pin should be connected to the RPOS output of the DS3/E3/STS-1 LIU IC (corresponding to channel 6). <br> By default, the data that is applied to this input pin will be latched into the XRT94L43 upon the falling edge of the DS3/E3/STS1_CLK_IN_6 signal pin number Y22. <br> For DS3/E3 Applications <br> The XRT94L43 can be configured to latch this input signal upon the rising edge of the DS3/E3/STS1_CLK_IN_6 signal by setting Bit 1 (DS3/E3/STS1_CLK_IN Invert), within the I/O Control Register Channel 6 (Indirect Address = 0x7E, 0x01), (Direct Address = $0 x 7 F 01$ ) to a "1". <br> For STS-1 Applications <br> The XRT94L43 can not be configured to sample the DS3/E3/ STS1_DATA_IN_6 signal upon the rising edge of DS3/E3/ STS1_CLK_IN_6. |

XRT94L43
Experience Our Connectivity.

## STS-3/STM-1 TELECOM BUS INTERFACE - TRANSMIT DIRECTION

| Pin \# | Signal Name | I/O | Signal <br> TYPE | Description |
| :---: | :---: | :---: | :---: | :---: |
| AF25 | $\begin{aligned} & \hline \text { STS3TxA_D_2_4 } \\ & \text { DS3/E3/ } \\ & \text { STS1_Data_IN_10 } \\ & \text { TxSBData_4 } \end{aligned}$ | 1 | TTL | Transmit STS-3/STM-1 Telecom Bus - Channel 2 - Input Data Bus Pin Number 4/DS3/E3 Framer or Receive STS-1 TOH Processor block line interface input Pin - Channel 10: <br> The function of this pin depends upon whether or not the STS-3/ STM-1 Telecom Bus Interface, associated with Channel 2 is enabled. <br> If STS-3/STM-1 Telecom Bus (Channel 2) has been enabled -STS-3/STM-1 Transmit Telecom Bus - Input Data Bus Pin Number 4: STS3TxA_D_2_4: <br> This input pin along with STS3TxA_D_2[7:5] and STS3TxA_D_2[3:0] function as the STS-3/STM-1 Transmit (Add) Telecom Bus - Input Data Bus for Channel 2. The STS-3/STM-1 Telecom Bus interface will sample and latch this pin upon the falling edge of STS3TxA_CLK_2. <br> If STS-3/STM-1 Telecom Bus (Channel 2) is disabled - DS3/E3/ STS1_DATA_IN - DS3/E3/STS-1 Line Interface Data Input - Channel 10: <br> This input accepts single-rail, recovered DS3, E3 or STS-1 data (from a DS3/E3/STS-1 LIU IC). This input pin should be connected to the RPOS output of the DS3/E3/STS-1 LIU IC (corresponding to channel 10). <br> By default, the data that is applied to this input pin will be latched into the XRT94L43 upon the falling edge of the DS3/E3/ <br> STS1_CLK_IN_10 signal pin number AB22. <br> For DS3/E3 Applications <br> The XRT94L43 can be configured to latch this input signal upon the rising edge of the DS3/E3/STS1_CLK_IN_10 signal by setting Bit 1 (DS3/E3/STS1_CLK_IN Invert), within the I/O Control Register Channel 10 (Indirect Address = 0xBE, 0x01), (Direct Address = 0xBF01) to a "1". <br> For STS-1 Applications <br> The XRT94L43 can not be configured to sample the DS3/E3/ STS1_DATA_IN_10 signal upon the rising edge of DS3/E3/ STS1_CLK_IN_10. |

## STS-3/STM-1 TELECOM BUS INTERFACE - TRANSMIT DIRECTION

| PIN \# | Signal Name | 1/0 | Signal <br> TYPE | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| V25 | $\begin{aligned} & \text { STS3TxA_D_2_5 } \\ & \text { DS3/E3/ } \\ & \text { STS1_Clk_IN_2 } \\ & \text { TxSBData_5 } \end{aligned}$ | \| | TTL | Transmit STS-3ISTM-1 Telecom Bus - Channel 2 - Input Data Bus Pin Number 5/DS3/E3 Framer or Receive STS-1 TOH Processor block line interface clock input Pin - Channel 2: <br> The function of this pin depends upon whether or not the STS-3/ STM-1 Telecom Bus Interface, associated with Channel 2 is enabled. If STS-3/STM-1 Telecom Bus (Channel 2) has been enabled -STS-3ISTM-1 Transmit Telecom Bus - Input Data Bus Pin Number 5: STS3TxA_D_2_5: <br> This input pin along with STS3TxA_D_2[7:6] and STS3TxA_D_2[4:0] function as the STS-3/STM-1 Transmit (Add) Telecom Bus - Input Data Bus for Channel 2. The STS-3/STM-1 Telecom Bus interface will sample and latch this pin upon the falling edge of STS3TxA_CLK_2. <br> If STS-3/STM-1 Telecom Bus (Channel 2) is disabled - DS3/E3/ STS1_CLK_IN - DS3/E3/STS-1 Line Interface Clock Input - Channel 2: <br> This input accepts a recovered DS3, E3 or STS-1 clock signal (from a DS3/E3/STS-1 LIU IC). This input pin should be connected to the RCLK output of the DS3/E3/STS-1 LIU IC (corresponding to channel <br> 2). The XRT94L43 uses this clock signal to sample and latch the data that is applied to the DS3/E3/STS1_DATA_IN_2 input pin number V24. <br> By default, the data that is applied to the DS3/E3/STS1_DATA_IN_2 input pin will be latched into the XRT94L43 upon the falling edge of this clock signal. <br> For DS3/E3 Applications <br> The XRT94L43 can be configured to latch the DS3/E3/ <br> STS1_DATA_IN_2 signal upon the rising edge of this clock signal by setting Bit 1 (DS3/E3/STS1_CLK_IN Invert), within the I/O Control Register - Channel 2 (Indirect Address $=0 \times 3 E$, 0x01), (Direct Address $=0 \times 3 F 01$ ) to a "1". <br> For STS-1 Applications <br> The XRT94L43 can not be configured to sample the DS3/E3/ STS1_DATA_IN_2 signal upon the rising edge of this clock signal. |

XRT94L43
Experience Our Connectivity.

## STS-3/STM-1 TELECOM BUS INTERFACE - TRANSMIT DIRECTION

| Pin \# | Signal Name | I/O | Signal <br> TYPE | Description |
| :---: | :---: | :---: | :---: | :---: |
| Y22 | $\begin{aligned} & \text { STS3TxA_D_2_6 } \\ & \text { DS3/E3/ } \\ & \text { STS1_Clk_IN_6 } \\ & \text { TxSBData_6 } \end{aligned}$ | 1 | TTL | Transmit STS-3/STM-1 Telecom Bus - Channel 2 - Input Data Bus Pin Number 6/DS3/E3 Framer or Receive STS-1 TOH Processor block line interface clock input Pin - Channel 6: <br> The function of this pin depends upon whether or not the STS-3/ STM-1 Telecom Bus Interface, associated with Channel 2 is enabled. If STS-3/STM-1 Telecom Bus (Channel 2) has been enabled -STS-3/STM-1 Transmit Telecom Bus - Input Data Bus Pin Number 6: STS3TxA_D_2_6: <br> This input pin along with STS3TxA_D_2_7 and STS3TxA_D_2[5:0] function as the STS-3/STM-1 Transmit (Add) Telecom Bus - Input Data Bus for Channel 2. The STS-3/STM-1 Telecom Bus interface will sample and latch this pin upon the falling edge of STS3TxA_CLK_2. <br> If STS-3/STM-1 Telecom Bus (Channel 2) is disabled - DS3/E3/ STS1_CLK_IN - DS3/E3/STS-1 Line Interface Clock Input - Channel 6: <br> This input accepts a recovered DS3, E3 or STS-1 clock signal (from a DS3/E3/STS-1 LIU IC). This input pin should be connected to the RCLK output of the DS3/E3/STS-1 LIU IC (corresponding to channel 6). The XRT94L43 uses this clock signal to sample and latch the data that is applied to the DS3/E3/STS1_DATA_IN_6 input pin number AD24. <br> By default, the data that is applied to the DS3/E3/STS1_DATA_IN_6 input pin will be latched into the XRT94L43 upon the falling edge of this clock signal. <br> For DS3/E3 Applications <br> The XRT94L43 can be configured to latch the DS3/E3/ <br> STS1_DATA_IN_6 signal upon the rising edge of this clock signal by setting Bit 1 (DS3/E3/STS1_CLK_IN Invert), within the I/O Control Register - Channel 6 (Indirect Address = 0x7E, 0x01), (Direct Address = 0x7F01) to a "1". <br> For STS-1 Applications <br> The XRT94L43 can not be configured to sample the DS3/E3/ STS1_DATA_IN_6 signal upon the rising edge of this clock signal. |

## STS-3/STM-1 TELECOM BUS INTERFACE - TRANSMIT DIRECTION

| PIn \# | Signal Name | I/O | Signal <br> TYPE | Description |
| :---: | :---: | :---: | :---: | :---: |
| AB22 | ```STS3TxA_D_2_7 DS3/E3/ STS1_Clk_IN_10 TxSBData_7``` | 1 | TTL | Transmit STS-3/STM-1 Telecom Bus - Channel 2 - Input Data Bus Pin Number 7IDS3/E3 Framer or Receive STS-1 TOH Processor block line interface clock input Pin - Channel 10: <br> The function of this pin depends upon whether or not theSTS-3/STM1 Telecom Bus Interface, associated with Channel 2 is enabled. <br> If STS-3/STM-1 Telecom Bus (Channel 2) has been enabled -STS-3ISTM-1 Transmit Telecom Bus - Input Data Bus Pin Number 7: STS3TxA_D_2_7: <br> This input pin along with STS3TxA_D_2[6:0] function as the STS-3/ STM-1 Transmit (Add) Telecom Bus - Input Data Bus for Channel 2. The STS-3/STM-1 Telecom Bus interface will sample and latch this pin upon the falling edge of STS3TxA_CLK_2. <br> Note: This input pin functions as the MSB (Most Significant Bit) of the Transmit (Add) Telecom Bus, for Channel 2. <br> If STS-3/STM-1 Telecom Bus (Channel 2) is disabled - DS3/E3/ STS1_CLK_IN - DS3/E3/STS-1 Line Interface Clock Input - Channel 10: <br> This input accepts a recovered DS3, E3 or STS-1 clock signal (from a DS3/E3/STS-1 LIU IC). This input pin should be connected to the RCLK output of the DS3/E3/STS-1 LIU IC (corresponding to channel 10). The XRT94L43 uses this clock signal to sample and latch the data that is applied to the DS3/E3/STS1_DATA_IN_10 input pin number AF25. <br> By default, the data that is applied to the DS3/E3/ <br> STS1_DATA_IN_10 input pin will be latched into the XRT94L43 upon the falling edge of this clock signal. <br> For DS3/E3 Applications <br> The XRT94L43 can be configured to latch the DS3/E3/ <br> STS1_DATA_IN_10 signal upon the rising edge of this clock signal by setting Bit 1 (DS3/E3/STS1_CLK_IN Invert), within the I/O Control Register - Channel 10 (Indirect Address = 0xBE, 0x01), (Direct Address = 0xBF01) to a "1". <br> For STS-1 Applications <br> The XRT94L43 can not be configured to sample the DS3/E3/ STS1_DATA_IN_10 signal upon the rising edge of this clock signal. |

XRT94L43
Experience Our Connectivity.
REV. 1.0.2
SONET/SDH OC-12 TO 12XDS3/E3 MAPPER

## STS-3/STM-1 TELECOM BUS INTERFACE - TRANSMIT DIRECTION

| Pin \# | Signal Name | I/O | Signal TYPE | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| AC18 | $\begin{aligned} & \text { STS3TxA_D_3_0 } \\ & \text { RLOOP_3 } \\ & \text { TxSBData_0 } \end{aligned}$ | I/O | TTL/ CMOS | Transmit STS-3/STM-1 Telecom Bus - Channel 3 - Input Data Bus Pin Number 0/RLOOP_3 General Purpose) output Pin: <br> The function of this pin depends upon whether or not theSTS-3/STM1 Telecom Bus Interface, associated with Channel 2 is enabled. <br> If STS-3ISTM-1 Telecom Bus (Channel 3) has been enabled -STS-3/STM-1 Transmit Telecom Bus - Input Data Bus Pin Number 0: <br> This input pin along with STS3TxA_D_3[7:1] function as the STS-3/ STM-1 Transmit (Add) Telecom Bus - Input Data Bus for Channel 3. This input pin functions as the LSB (Least Significant Bit) input pin on the Transmit (Add) Telecom Bus - Input Data Bus. The STS-3/STM-1 Telecom Bus interface will sample and latch this pin upon the falling edge of STS3TxA_CLK_3. The LSB of any byte, which is being input into the STS-3/STM-1 Transmit Telecom Bus - Data Bus (for Channel <br> 3) should be input via this pin. <br> If STS-3/STM-1 Telecom Bus (Channel 3) is disabled - RLOOP_3 (General Purpose) output Pin. <br> This output pin can be used as a general purpose output pin. <br> The state of this output pin can be controlled by writing the appropriate value into Bit 1 (RLOOP) within the Line Interface Drive Register associated with Channel 3 (Indirect Address = 0x4E, 0x80), (Direct Address = 0x4F80). <br> Note: For Product Legacy purposes, this pin is called RLOOP_3 because one possible application is to tie this output pin to an RLOOP (Remote Loop-back) input pin from one of Exar's XRT73LOX/XRT75LOX DS3/E3/STS-1 LIU devices. However, this output pin, and the corresponding register bit can be used for any purpose. |

## STS-3/STM-1 TELECOM BUS INTERFACE - TRANSMIT DIRECTION

| Pin \# | Signal Name | 1/0 | SignAL <br> TYPE | Description |
| :---: | :---: | :---: | :---: | :---: |
| AB18 | ```STS3TxA_D_3_1 REQ_3 TxSBData_1``` | I/O | TTL/ CMOS | Transmit STS-3/STM-1 Telecom Bus - Channel 3 - Input Data Bus Pin Number 1/REQ_3 (General Purpose) output Pin: <br> The function of this pin depends upon whether or not theSTS-3/STM1 Telecom Bus Interface, associated with Channel 3 is enabled. <br> If STS-3/STM-1 Telecom Bus (Channel 3) has been enabled -STS-3/STM-1 Transmit Telecom Bus - Input Data Bus Pin Number 1: <br> This input pin along with STS3TxA_D_3[7:2] and STS3TxA_D_3_0 function as the STS-3/STM-1 Transmit (Add) Telecom Bus - Input Data Bus for Channel 3. The STS-3/STM-1 Telecom Bus interface will sample and latch this pin upon the falling edge of STS3TxA_CLK_3. <br> If STS-3/STM-1 Telecom Bus (Channel 3) is disabled - REQ_3 (General Purpose) output Pin. <br> This output pin can be used as a general purpose output pin. <br> The state of this output pin can be controlled by writing the appropriate value into Bit 5 (REQB) within the Line Interface Drive Register associated with Channel 3 (Indirect Address $=0 \times 4 \mathrm{E}$, 0x80), (Direct Address $=0 \times 4 F 80$ ). <br> Note: For Product Legacy purposes, this pin is called REQ_3 because one possible application is to tie this output pin to an REQB (Receive Equalizer By-Pass) or REQEN (Receive Equalizer Enable) input pin from one of Exar's XRT73LOX/ XRT75LOX DS3/E3/STS-1 LIU devices. However, this output pin, and the corresponding register bit can be used for any purpose. |

XRT94L43
Experience Our Connectivity.

## STS-3/STM-1 TELECOM BUS INTERFACE - TRANSMIT DIRECTION

| Pin \# | Signal Name | I/O | Signal <br> TYPE | Description |
| :---: | :---: | :---: | :---: | :---: |
| AA20 | $\begin{aligned} & \text { STS3TxA_D_3_2 } \\ & \text { DS3/E3/ } \\ & \text { STS1_Data_IN_3 } \\ & \text { TxSBData_2 } \end{aligned}$ | 1 | TTL | Transmit STS-3/STM-1 Telecom Bus - Channel 3 - Input Data Bus Pin Number 2/DS3/E3 Framer or Receive STS-1 TOH Processor block line interface input Pin - Channel 3: <br> The function of this pin depends upon whether or not theSTS-3/STM1 Telecom Bus Interface, associated with Channel 3 is enabled. <br> If STS-3/STM-1 Telecom Bus (Channel 3) has been enabled -STS-3ISTM-1 Transmit Telecom Bus - Input Data Bus Pin Number 2: STS3TxA_D_3_2: <br> This input pin along with STS3TxA_D_3[7:3] and STS3TxA_D_3[1:0] function as the STS-3/STM-1 Transmit (Add) Telecom Bus - Input Data Bus for Channel 3. The STS-3/STM-1 Telecom Bus interface will sample and latch this pin upon the falling edge of STS3TxA_CLK_3. <br> If STS-3/STM-1 Telecom Bus (Channel 3) is disabled - DS3/E3/ STS1_DATA_IN - DS3/E3/STS-1 Line Interface Data Input - Channel 3: <br> This input accepts single-rail, recovered DS3, E3 or STS-1 data (from a DS3/E3/STS-1 LIU IC). This input pin should be connected to the RPOS output of the DS3/E3/STS-1 LIU IC (corresponding to channel 3). <br> By default, the data that is applied to this input pin will be latched into the XRT94L43 upon the falling edge of the DS3/E3/STS1_CLK_IN_3 signal pin number AD22. <br> For DS3/E3 Applications <br> The XRT94L43 can be configured to latch this input signal upon the rising edge of the DS3/E3/STS1_CLK_IN_3 signal by setting Bit 1 (DS3/E3/STS1_CLK_IN Invert), within the I/O Control Register Channel 3 (Indirect Address = 0x4E, 0x01), (Direct Address = 0x4F01) to a "1". <br> For STS-1 Applications <br> The XRT94L43 can not be configured to sample the DS3/E3/ STS1_DATA_IN_3 signal upon the rising edge of DS3/E3/ STS1_CLK_IN_3. |

STS-3/STM-1 TELECOM BUS INTERFACE - TRANSMIT DIRECTION

| PIN \# | Signal Name | 1/O | Signal TYPE | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| AB19 | $\begin{aligned} & \text { STS3TxA_D_3_3 } \\ & \text { DS3/E3/ } \\ & \text { STS1_Data_IN_7 } \\ & \text { TxSBData_3 } \end{aligned}$ | 1 | TTL | Transmit STS-3/STM-1 Telecom Bus - Channel 3 - Input Data Bus Pin Number 3/DS3/E3 Framer or Receive STS-1 TOH Processor block line interface input Pin - Channel 7: <br> The function of this pin depends upon whether or not theSTS-3/STM1 Telecom Bus Interface, associated with Channel 3 is enabled. <br> If STS-3/STM-1 Telecom Bus (Channel 3) has been enabled -STS-3/STM-1 Transmit Telecom Bus - Input Data Bus Pin Number 3: STS3TxA_D_3_3: <br> This input pin along with STS3TxA_D_3[7:4] and STS3TxA_D_3[2:0] function as the STS-3/STM-1 Transmit (Add) Telecom Bus - Input Data Bus for Channel 3. The STS-3/STM-1 Telecom Bus interface will sample and latch this pin upon the falling edge of STS3TxA_CLK_3. <br> If STS-3/STM-1 Telecom Bus (Channel 3) is disabled - DS3/E3/ STS1_DATA_IN - DS3/E3/STS-1 Line Interface Data Input - Channel 7: <br> This input accepts single-rail, recovered DS3, E3 or STS-1 data (from a DS3/E3/STS-1 LIU IC). This input pin should be connected to the RPOS output of the DS3/E3/STS-1 LIU IC (corresponding to channel 7). <br> By default, the data that is applied to this input pin will be latched into the XRT94L43 upon the falling edge of the DS3/E3/STS1_CLK_IN_7 signal pin number AA19. <br> For DS3/E3 Applications <br> The XRT94L43 can be configured to latch this input signal upon the rising edge of the DS3/E3/STS1_CLK_IN_7 signal by setting Bit 1 (DS3/E3/STS1_CLK_IN Invert), within the I/O Control Register Channel 7 (Indirect Address $=0 \times 8 E, 0 x 01$ ), (Direct Address $=$ $0 \times 8 F 01$ ) to a "1". <br> For STS-1 Applications <br> The XRT94L43 can not be configured to sample the DS3/E3/ <br> STS1_DATA_IN_7 signal upon the rising edge of DS3/E3/ STS1_CLK_IN_7. |

XRT94L43
Experience Our Connectivity.
SONETISDH OC-12 TO 12XDS3IE3 MAPPER
REV. 1.0.2
STS-3/STM-1 TELECOM BUS INTERFACE - TRANSMIT DIRECTION

| Pin \# | Signal Name | I/O | Signal <br> TYPE | Description |
| :---: | :---: | :---: | :---: | :---: |
| AD16 | $\begin{aligned} & \text { STS3TxA_D_3_4 } \\ & \text { DS3/E3/ } \\ & \text { STS1_Data_IN_11 } \\ & \text { TxSBData_4 } \end{aligned}$ | 1 | TTL | Transmit STS-3/STM-1 Telecom Bus - Channel 3 - Input Data Bus Pin Number 4/DS3/E3 Framer or Receive STS-1 TOH Processor block line interface input Pin - Channel 11 (DS3/E3/ <br> STS1_DATA_IN_11): <br> The function of this pin depends upon whether or not theSTS-3/STM1 Telecom Bus Interface, associated with Channel 3 is enabled. <br> If STS-3/STM-1 Telecom Bus (Channel 3) has been enabled -STS-3/STM-1 Transmit Telecom Bus - Input Data Bus Pin Number 4: STS3TxA_D_3_4: <br> This input pin along with STS3TxA_D_3[7:5] and STS3TxA_D_3[3:0] function as the STS-3/STM-1 Transmit (Add) Telecom Bus - Input Data Bus for Channel 3. The STS-3/STM-1 Telecom Bus interface will sample and latch this pin upon the falling edge of STS3TxA_CLK_3. <br> If STS-3/STM-1 Telecom Bus (Channel 3) is disabled - DS3/E3/ STS1_DATA_IN - DS3/E3/STS-1 Line Interface Data Input - Channel 11: <br> This input accepts single-rail, recovered DS3, E3 or STS-1 data (from a DS3/E3/STS-1 LIU IC). This input pin should be connected to the RPOS output of the DS3/E3/STS-1 LIU IC (corresponding to channel 11). <br> By default, the data that is applied to this input pin will be latched into the XRT94L43 upon the falling edge of the DS3/E3/ <br> STS1_CLK_IN_11 signal pin number AB16. <br> For DS3/E3 Applications <br> The XRT94L43 can be configured to latch this input signal upon the rising edge of the DS3/E3/STS1_CLK_IN_11 signal by setting Bit 1 (DS3/E3/STS1_CLK_IN Invert), within the I/O Control Register Channel 11 (Indirect Address = 0xCE, 0x01), (Direct Address = $0 x C F 01$ ) to a "1". <br> For STS-1 Applications <br> The XRT94L43 can not be configured to sample the DS3/E3/ STS1_DATA_IN_11 signal upon the rising edge of DS3/E3/ STS1_CLK_IN_11. |

## STS-3/STM-1 TELECOM BUS INTERFACE - TRANSMIT DIRECTION

| PIN \# | Signal Name | 1/0 | Signal <br> TYPE | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| AD22 | $\begin{aligned} & \text { STS3TxA_D_3_5 } \\ & \text { DS3/E3/ } \\ & \text { STS1_Clk_IN_3 } \\ & \text { TxSBData_5 } \end{aligned}$ | I | TTL | Transmit STS-3ISTM-1 Telecom Bus - Channel 3 - Input Data Bus Pin Number 5/DS3/E3 Framer or Receive STS-1 TOH Processor block line interface clock input Pin - Channel 3: <br> The function of this pin depends upon whether or not theSTS-3/STM1 Telecom Bus Interface, associated with Channel 3 is enabled. <br> If STS-3/STM-1 Telecom Bus (Channel 3) has been enabled -STS-3/STM-1 Transmit Telecom Bus - Input Data Bus Pin Number 5: STS3TxA_D_3_5: <br> This input pin along with STS3TxA_D_3[7:6] and STS3TxA_D_3[4:0] function as the STS-3/STM-1 Transmit (Add) Telecom Bus - Input Data Bus for Channel 3. The STS-3/STM-1 Telecom Bus interface will sample and latch this pin upon the falling edge of STS3TxA_CLK_3. <br> If STS-3/STM-1 Telecom Bus (Channel 3) is disabled - DS3/E3/ STS1_CLK_IN - DS3/E3/STS-1 Line Interface Clock Input - Channel 3: <br> This input accepts a recovered DS3, E3 or STS-1 clock signal (from a DS3/E3/STS-1 LIU IC). This input pin should be connected to the RCLK output of the DS3/E3/STS-1 LIU IC (corresponding to channel <br> 3). The XRT94L43 uses this clock signal to sample and latch the data that is applied to the DS3/E3/STS1_DATA_IN_3 input pin number AA20. <br> By default, the data that is applied to the DS3/E3/STS1_DATA_IN_3 input pin will be latched into the XRT94L43 upon the falling edge of this clock signal. <br> For DS3/E3 Applications <br> The XRT94L43 can be configured to latch the DS3/E3/ <br> STS1_DATA_IN_3 signal upon the rising edge of this clock signal by setting Bit 1 (DS3/E3/STS1_CLK_IN Invert), within the I/O Control Register - Channel 3 (Indirect Address $=0 \times 4 \mathrm{E}, 0 \times 01$ ), (Direct Address = 0x4F01) to a "1". <br> For STS-1 Applications <br> The XRT94L43 can not be configured to sample the DS3/E3/ STS1_DATA_IN_3 signal upon the rising edge of this clock signal. |

XRT94L43
Experience Our Connectivity.

## STS-3/STM-1 TELECOM BUS INTERFACE - TRANSMIT DIRECTION

| Pin \# | Signal Name | I/O | Signal <br> TYPE | Description |
| :---: | :---: | :---: | :---: | :---: |
| AA19 | $\begin{aligned} & \text { STS3TxA_D_3_6 } \\ & \text { DS3/E3/ } \\ & \text { STS1_CIk_IN_7 } \\ & \text { TxSBData_6 } \end{aligned}$ | 1 | TTL | Transmit STS-3/STM-1 Telecom Bus - Channel 3 - Input Data Bus Pin Number 6/DS3/E3 Framer or Receive STS-1 TOH Processor block line interface clock input Pin - Channel 7: <br> The function of this pin depends upon whether or not theSTS-3/STM1 Telecom Bus Interface, associated with Channel 3 is enabled. <br> If STS-3ISTM-1 Telecom Bus (Channel 3) has been enabled -STS-3/STM-1 Transmit Telecom Bus - Input Data Bus Pin Number 6: STS3TxA_D_3_6: <br> This input pin along with STS3TxA_D_3_7 and STS3TxA_D_3[5:0] function as the STS-3/STM-1 Transmit (Add) Telecom Bus - Input Data Bus for Channel 3. The STS-3/STM-1 Telecom Bus interface will sample and latch this pin upon the falling edge of STS3TxA_CLK_3. <br> If STS-3/STM-1 Telecom Bus (Channel 3) is disabled - DS3/E3/ STS1_CLK_IN - DS3/E3/STS-1 Line Interface Clock Input - Channel 7: <br> This input accepts a recovered DS3, E3 or STS-1 clock signal (from a DS3/E3/STS-1 LIU IC). This input pin should be connected to the RCLK output of the DS3/E3/STS-1 LIU IC (corresponding to channel 7). The XRT94L43 uses this clock signal to sample and latch the data that is applied to the DS3/E3/STS1_DATA_IN_7 input pin number AB19. <br> By default, the data that is applied to the DS3/E3/STS1_DATA_IN_7 input pin will be latched into the XRT94L43 upon the falling edge of this clock signal. <br> For DS3/E3 Applications <br> The XRT94L43 can be configured to latch the DS3/E3/ <br> STS1_DATA_IN_7 signal upon the rising edge of this clock signal by setting Bit 1 (DS3/E3/STS1_CLK_IN Invert), within the I/O Control Register - Channel 7 (Indirect Address = 0x8E, 0x01), (Direct Address = 0x8F01) to a "1". <br> For STS-1 Applications <br> The XRT94L43 can not be configured to sample the DS3/E3/ STS1_DATA_IN_7 signal upon the rising edge of this clock signal. |

## STS-3/STM-1 TELECOM BUS INTERFACE - TRANSMIT DIRECTION

| PIN \# | Signal Name | I/O | Signal <br> TYPE | Description |
| :---: | :---: | :---: | :---: | :---: |
| AB16 | ```STS3TxA_D_3_7 DS3/E3/ STS1_Clk_IN_11 TxSBData_7``` | 1 | TTL | Transmit STS-3/STM-1 Telecom Bus - Channel 3 - Input Data Bus Pin Number 7IDS3/E3 Framer or Receive STS-1 TOH Processor block line interface clock input Pin - Channel 11: <br> The function of this pin depends upon whether or not theSTS-3/STM1 Telecom Bus Interface, associated with Channel 3 is enabled. <br> If STS-3/STM-1 Telecom Bus (Channel 3) has been enabled -STS-3ISTM-1 Transmit Telecom Bus - Input Data Bus Pin Number 7: STS3TxA_D_3_7: <br> This input pin along with STS3TxA_D_3[6:0] function as the STS-3/ STM-1 Transmit (Add) Telecom Bus - Input Data Bus for Channel 3. The STS-3/STM-1 Telecom Bus interface will sample and latch this pin upon the falling edge of STS3TxA_CLK_3. <br> Note: This input pin functions as the MSB (Most Significant Bit) of the Transmit (Add) Telecom Bus, for Channel 3. <br> If STS-3/STM-1 Telecom Bus (Channel 3) is disabled - DS3/E3/ STS1_CLK_IN - DS3/E3/STS-1 Line Interface Clock Input - Channel 11: <br> This input accepts a recovered DS3, E3 or STS-1 clock signal (from a DS3/E3/STS-1 LIU IC). This input pin should be connected to the RCLK output of the DS3/E3/STS-1 LIU IC (corresponding to channel 11). The XRT94L43 uses this clock signal to sample and latch the data that is applied to the DS3/E3/STS1_DATA_IN_11 input pin number AD16. <br> By default, the data that is applied to the DS3/E3/STS1_DATA_IN_11 input pin will be latched into the XRT94L43 upon the falling edge of this clock signal. <br> For DS3/E3 Applications <br> The XRT94L43 can be configured to latch the DS3/E3/ <br> STS1_DATA_IN_11 signal upon the rising edge of this clock signal by setting Bit 1 (DS3/E3/STS1_CLK_IN Invert), within the I/O Control Register - Channel 11 (Indirect Address = 0xCE, 0x01), (Direct Address = 0xCF01) to a "1". <br> For STS-1 Applications <br> The XRT94L43 can not be configured to sample the DS3/E3/ STS1_DATA_IN_11 signal upon the rising edge of this clock signal. |

XRT94L43
Experience Our Connectivity.
REV. 1.0.2
SONET/SDH OC-12 TO 12XDS3/E3 MAPPER
STS-3/STM-1 TELECOM BUS INTERFACE - TRANSMIT DIRECTION

| Pin \# | Signal Name | I/O | Signal <br> TyPE | Description |
| :---: | :---: | :---: | :---: | :---: |
| AB25 | TxREFCLK SSE_POS | O | CMOS | Transmit STS-3ISTM-1 Telecom Bus Reference Clock Output Pin/Slow-Speed Interface - Egress - Positive Data I/O: <br> The exact function of this pin depends upon whether or not theSTS-3/STM-1 Telecom Bus is enabled, and whether the Slow-Speed Interface is enabled. <br> Transmit STS-3/STM-1 Telecom Bus Reference Clock Output Pin: <br> This pin generates a 19.44 MHz clock signal that is ultimately derived from the Clock Synthesizer block (within the XRT9L43). <br> If the user configures the STS-3/STM-1 Telecom Bus Interface to operate in the "Re-Phase OFF" mode, then the device (or entity) that is transmitting STS-3/STM-1 data (to the Transmit STS-3/STM-1 Telecom Bus Interface) must synchronizes its data transmission to this output signal. <br> The user is not required to use this signal if the STS-3/STM-1 Telecom Bus Interface has been configured to operate in the "Re-Phase ON" Mode. <br> SSE_POS (Slow-Speed Interface - Egress - Port is enabled): <br> If the Slow-Speed Interface - Egress (SSE) Port is enabled, then this pin will function as either the SSE_POS output pin or the SSE_POS input pin. If the user configures the SSE port to operate in the "Insert" Mode, then the SSE port will be configured to replace any "userselected" Egress DS3/E3 or STS-1 data-stream (within the XRT94L43) with the data that is applied to the SSE_POS and SSE_NEG input pins. More specifically, in the "Insert" Mode, this pin will function as the "SSE_POS" input pin. In this case, the SSE port will sample and latch the contents of the input pin (along with the SSE_NEG, in a Dual-Rail manner) upon the falling edge of the SSE_CLK input clock signal. <br> If the user configures the SSE port to operate in the "Extract" Mode, then the SSE port will output any "user-selected" Egress DS3/E3 or STS-1 signal (within the XRT94L43) via this output port. More specifically, in the "Extract Mode" this pin will function as the "SSE_POS" output pin. In this case, the SSE port will output data via this pin, along with the SSE_POS output pin (in a Dual-Rail Manner) upon the rising edge of the SSE_CLK output signal. |

## STS-3/STM-1 TELECOM BUS INTERFACE - TRANSMIT DIRECTION

| PIN \# | Signal Name | 1/0 | Signal TYPE | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| AA24 | $\begin{aligned} & \text { TxSBFP_OUT } \\ & \text { SSI_NEG } \end{aligned}$ | O | CMOS | Transmit STS-3/STM-1 Telecom Bus Framing Pulse Output Pin: <br> This pin generates a pulse at an 8 kHz rate. This signal is ultimately derived from the Clock Synthesizer block (within the XRT94L43). <br> If the STS-3/STM-1 Telecom Bus Interface is configured to operate in the "Re-Phase OFF" Mode, then the devices (or entities) that are transmitting STS-3/STM-1 data (to the Transmit STS-3/STM-1 Telecom Bus Interface) must synchronize their STS-3/STM-1 frame transmission to this output signal. <br> In the Re-Phase OFF Mode, each device or entity must align their STS-3/STM-1 Frame transmission to this signal, in order to insure that all four Transmit STS-3/STM-1 Telecom Bus Interfaces are presented with TOH data simultaneously. <br> Transmit STS-3/STM-1 Telecom Bus Framing Pulse Output Pin/ Slow-Speed Interface - Ingress - Negative Data I/O: <br> The exact function of this pin depends upon whether or not theSTS-3/STM-1 Telecom Bus is enabled and whether the Slow-Speed Interface is enabled. <br> Transmit STS-3ISTM-1 Telecom Bus Framing Pulse Output Pin: <br> This pin generates a pulse at an 8 kHz rate. This signal is ultimately derived from the Clock Synthesizer block (within the XRT94L43). <br> If the user configures the STS-3/STM-1 Telecom Bus Interface to operate in the "Re-Phase OFF" Mode, then the devices (or entities) that is transmitting STS-3/STM-1 data (to the Transmit STS-3/STM-1 Telecom Bus Interface) must synchronize its STS-3/STM-1 frame transmission to this output signal. <br> In the Re-Phase OFF Mode, each device or entity must align their STS-3/STM-1 Frame transmission to this signal, in order to insure that all four Transmit STS-3/STM-1 Telecom Bus Interfaces are presented with TOH data simultaneously. <br> SSI_NEG (Slow-Speed Interface - Ingress Port is enabled): <br> If the Slow-Speed Interface - Ingress (SSI) Port is enabled, then this pin will function as either the SSI_NEG output pin or the SSI_NEG input pin. <br> If the user configures the SSI port to operate in the "Insert" Mode, then the SSI port will be configured to replace any "user-selected" Ingress DS3/E3 or STS-1 data-stream (within the XRT94L43) with the data that is applied to the SSI_POS and SSI_NEG input pins. More specifically, in the "Insert" Mode, this pin will function as the SSI_NEG input pin. In this case, the SSI port will sample and latch the contents of this input pin (along with the SSI_POS input pin, in a Dual-Rail Manner) upon the falling edge of the SSI_CLK input clock signal. <br> If the user configures the SSI port to operate in the "Extract" Mode, then the SSI port will output any "user-selected" Ingress DS3/E3 or STS-1 signal (within the XRT94L43) via this output port. More specifically, in the "Extract Mode" this pin will function as the "SSI_NEG" output pin. In this case, the SSI port will output data via this pin, along with the SSI_POS output pin (in a Dual-Rail Manner) upon the rising edge of the SSI_CLK output signal. |

## RXSTS-1 TOH/POH INTERFACE

| PIN \# | Signal Name | 1/0 | Signal <br> Type | Description |
| :---: | :---: | :---: | :---: | :---: |
| A14 <br> F20 <br> K25 <br> AD18 <br> E16 <br> H22 <br> AA25 <br> AC15 <br> E19 <br> K22 <br> AD23 <br> AA12 | RxSTS1OHSel_0 <br> RxSTS1OHSel_1 <br> RxSTS1OHSel_2 <br> RxSTS1OHSel_3 <br> RxSTS1OHSel_4 <br> RxSTS1OHSel_5 <br> RxSTS1OHSel_6 <br> RxSTS1OHSel_7 <br> RxSTS1OHSel_8 <br> RxSTS1OHSel_9 <br> RxSTS1OHSel_10 <br> RxSTS1OHSel_11 | O | CMOS | Receive STS-1 TOH and POH Output Port - POH Data Indicator: <br> These output pins, along with RxSTS1OHClk_n, <br> RxSTS1OHFrame_n and RxSTS1OH_n function as the Receive <br> STS-1 TOH and POH Output Port. <br> These output pins indicate whether POH or TOH data is being output via the RxSTS1OH_n output pins. <br> These output pins will toggle "High" coincident with the POH data as it is being output via the RxSTS1OH_n output pins. Conversely, these output pins will toggle "Low" coincident with the TOH data as it is being output via the RxSTS1OH_n output pins. <br> Note: These output pins are updated upon the falling edge of RxSTS1OHClk_n. As a consequence, external circuitry, receiving this data, should sample this data upon the rising edge of RxSTS1OHCIk_n. |
| $\begin{gathered} \text { D11 } \\ \text { G22 } \\ \text { U23 } \\ \text { AD20 } \\ \text { B15 } \\ \text { J21 } \\ \text { AA26 } \\ \text { AF15 } \\ \text { E17 } \\ \text { K23 } \\ \text { AF26 } \\ \text { AD11 } \end{gathered}$ | RxSTS1OH_0 <br> RxSTS1OH_1 <br> RxSTS1OH_2 <br> RxSTS1OH_3 <br> RxSTS1OH_4 <br> RxSTS1OH_5 <br> RxSTS1OH_6 <br> RxSTS1OH_7 <br> RxSTS1OH_8 <br> RxSTS1OH_9 <br> RxSTS1OH_10 <br> RxSTS1OH_11 | O | CMOS | Receive STS-1 TOH and POH Output Port - Output pin: <br> These output pins, along with RxSTS1OHSel_n, RxSTS1OHClk_n and RxSTS1OHFrame_n function as the Receive STS-1 TOH and POH Output Port. <br> Each bit, within the TOH and POH bytes (within the incoming STS-1 data stream) is updated upon the falling edge of RxSTS1OHClk_n. As a consequence, external circuitry receiving this data, should sample this data upon the rising edge of RxSTS1OHClk_n. <br> Notes: <br> 1. The external circuitry can determine whether or not it is receiving POH or TOH data via this output pin. The RxSTS1OHSel_n output pin will be "High" anytime POH data is being output via these output pins. Conversely, the RxSTS1OHSel_n output pin will be "Low" anytime TOH data is being output via these output pins. <br> 2. TOH and POH data, associated with Receive STS-1 TOH and POH Processor Block - Channel 0 will be output via the RxSTS1OH_0, and so on. |

RXSTS-1 TOH/POH INTERFACE

| PIN \# | Signal Name | 1/0 | Signal <br> TYPE | Description |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} \text { F12 } \\ \text { F22 } \\ \text { T24 } \\ \text { AE20 } \\ \text { A18 } \\ \text { H21 } \\ \text { AB24 } \\ \text { AE16 } \\ \text { E18 } \\ \text { K26 } \\ \text { AA23 } \\ \text { AF10 } \end{gathered}$ | RxSTS1OHClk_0 <br> RxSTS1OHClk_1 <br> RxSTS1OHClk_2 <br> RxSTS1OHClk_3 <br> RxSTS1OHClk_4 <br> RxSTS1OHClk_5 <br> RxSTS1OHClk_6 <br> RxSTS1OHClk_7 <br> RxSTS1OHClk_8 <br> RxSTS1OHClk_9 <br> RxSTS1OHClk_10 <br> RxSTS1OHCIk_11 | O | CMOS | Receive STS-1 TOH and POH Output Port - Clock Output signal: <br> These output pins, along with RxSTS1OH_n, RxSTS1OHFrame_n, and RxSTS1OHSel_n function as the Receive STS-1 TOH and POH Output Port. <br> These output pins function as the Clock Output signals for the Receive STS-1 TOH and POH Output Port. The RxSTS1OH_n, RxSTS1Frame_n and RxSTS1OHSel_n output pins are updated upon the falling edge of this clock signal. |
| $\begin{gathered} \text { D12 } \\ \text { E22 } \\ \text { U26 } \\ \text { AF18 } \\ \text { B17 } \\ \text { J22 } \\ \text { W22 } \\ \text { AF12 } \\ \text { F19 } \\ \text { K24 } \\ \text { AF23 } \\ \text { AD10 } \end{gathered}$ | RxSTS1OHFrame_0 <br> RxSTS1OHFrame_1 <br> RxSTS1OHFrame_2 <br> RxSTS1OHFrame_3 <br> RxSTS1OHFrame_4 <br> RxSTS1OHFrame_5 <br> RxSTS1OHFrame_6 <br> RxSTS1OHFrame_7 <br> RxSTS1OHFrame_8 <br> RxSTS1OHFrame_9 <br> RxSTS1OHFrame_1 <br> 0 <br> RxSTS1OHFrame_11 | O | CMOS | Receive STS-1 TOH and POH Output Port - Frame Boundary Indicator: <br> These output pins, along with RxSTS1OH_n, RxSTS1OHSel_n and RxSTS1OHClk_n function as the Receive STS-1 TOH and POH Output Port. <br> These output pins will pulse "High" coincident with either of the following events. <br> 1. When the very first TOH byte (A1), of a given STS-1 frame, is being output via the corresponding RxSTS1OH_n output pin. <br> 2. When the very first POH byte (J1), of a given STS-1 frame, is being output via the corresponding RxSTS1OH_n output pin. <br> Nоте: The external circuitry can determine whether these output pins are pulsing "High" for the first TOH or POH byte by checking the state of the corresponding RxSTS1OHSel_n output pin. |

## STS-3/STM-1 TELECOM BUS INTERFACE - RECEIVE DIRECTION

| Pin \# | Signal Name | 1/0 | Signal <br> Type | Description |
| :---: | :---: | :---: | :---: | :---: |
| A20 | $\begin{array}{\|l} \hline \text { STS3RxD_CLK_0 } \\ \text { RxSBCIkLLOOP_0 } \end{array}$ | O | CMOS | Receive STS-3ISTM-1 Telecom Bus Clock Output - Channel 0; LLOOP_0 (General Purpose) Output Pin: <br> The function of this input pin depends upon whether or not theSTS-3/ STM-1 Telecom Bus Interface associated with Channel 0 is enabled. <br> If STS-3/STM-1 Telecom Bus (Channel 0) has been enabled - STS-3/ STM-1 Receive Telecom Bus Clock Output - Channel 0; STS3RxD_CLK_0: <br> All signals, which is output via the Receive Telecom Bus - Channel 0 is clocked out upon the rising edge of this clock signal. This includes the following signals. <br> - STS3RxD_D_0[7:0] <br> - STS3RxD_ALARM_0 <br> - STS3RxD_DP_0 <br> - STS3RxD_PL_0 <br> - STS3RxD_C1J1_0 <br> This clock signal will operate at 19.44 MHz . <br> If STS-3/STM-1 Telecom Bus (Channel 0 ) is disabled - LLOOP_0 (General Purpose) Output Pin: <br> This output pin can be used as a general purpose output pin. <br> The state of this output pin can be controlled by writing the appropriate value into Bit 0 (LLOOP) within the Line Interface Drive Register associated with Channel 0 (Indirect Address = 0x1E, 0x80), (Direct Address = 0x1F80). <br> Note: For Product Legacy purposes, this pin is called LLOOP_0 because one possible application is to tie this output pin to an LLOOP (Local Loop-back) input pin from one of Exar's XRT73LOX/XRT75LOX DS3/E3/STS-1 LIU devices. However, this output pin, and the corresponding register bit can be used for any purpose. |

## STS-3/STM-1 TELECOM BUS INTERFACE - RECEIVE DIRECTION

| Pin \# | Signal Name | 1/0 | Signal <br> TYPE | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| D23 | $\begin{aligned} & \text { STS3RxD_CLK_1 } \\ & \text { RxSBCIkLLOOP_1 } \end{aligned}$ | O | CMOS | Receive STS-3ISTM-1 Telecom Bus Clock Output - Channel 1; LLOOP_1 (General Purpose) Output Pin: <br> The function of this input pin depends upon whether or not theSTS-3/ STM-1 Telecom Bus Interface associated with Channel 1 is enabled. <br> If STS-3ISTM-1 Telecom Bus (Channel 1) has been enabled - STS-3/ STM-1 Receive Telecom Bus Clock Output - Channel 1; <br> STS3RxD_CLK_1: <br> All signals, which is output via the Receive Telecom Bus - Channel 1 is clocked out upon the rising edge of this clock signal. This includes the following signals. <br> - STS3RxD_D_1[7:0] <br> - STS3RxD_ALARM_1 <br> - STS3RxD_DP_1 <br> - STS3RxD_PL_1 <br> - STS3RxD_C1J1_1 <br> This clock signal will operate at 19.44 MHz . <br> If STS-3/STM-1 Telecom Bus (Channel 1) is disabled - LLOOP_1 (General Purpose) Output Pin: <br> This output pin can be used as a general purpose output pin. <br> The state of this output pin can be controlled by writing the appropriate value into Bit 0 (LLOOP) within the Line Interface Drive Register associated with Channel 1 (Indirect Address $=0 \times 2 \mathrm{E}, 0 \times 80$ ), (Direct Address $=$ 0x2F80). <br> Note: For Product Legacy purposes, this pin is called LLOOP_1 because one possible application is to tie this output pin to an LLOOP (Local Loop-back) input pin from one of Exar's XRT73LOXIXRT75LOX DS3/E3/STS-1 LIU devices. However, this output pin, and the corresponding register bit can be used for any purpose. |

## STS-3/STM-1 TELECOM BUS INTERFACE - RECEIVE DIRECTION

| Pin \# | Signal Name | 1/0 | Signal <br> Type | Description |
| :---: | :---: | :---: | :---: | :---: |
| W23 | STS3RxD_CLK_2 <br> RxSBCIkLLOOP_2 | O | CMOS | Receive STS-3ISTM-1 Telecom Bus Clock Output - Channel 2; LLOOP_2 (General Purpose) Output Pin: <br> The function of this input pin depends upon whether or not theSTS-3/ STM-1 Telecom Bus Interface associated with Channel 2 is enabled. <br> If STS-3/STM-1 Telecom Bus (Channel 2) has been enabled - STS-3/ STM-1 Receive Telecom Bus Clock Output - Channel 2; STS3RxD_CLK_2: <br> All signals, which is output via the Receive Telecom Bus - Channel 2 is clocked out upon the rising edge of this clock signal. This includes the following signals. <br> - STS3RxD_D_2[7:0] <br> - STS3RxD_ALARM_2 <br> - STS3RxD_DP_2 <br> - STS3RxD_PL_2 <br> - STS3RxD_C1J1_2 <br> This clock signal will operate at 19.44 MHz . <br> If STS-3/STM-1 Telecom Bus (Channel 2) is disabled - LLOOP_2 (General Purpose) Output Pin: <br> This output pin can be used as a general purpose output pin. <br> The state of this output pin can be controlled by writing the appropriate value into Bit 0 (LLOOP) within the Line Interface Drive Register associated with Channel 2 (Indirect Address = 0x3E, 0x80), (Direct Address = 0x3F80). <br> Note: For Product Legacy purposes, this pin is called LLOOP_2 because one possible application is to tie this output pin to an LLOOP (Local Loop-back) input pin from one of Exar's XRT73LOX/XRT75LOX DS3/E3/STS-1 LIU devices. However, this output pin, and the corresponding register bit can be used for any purpose. |

## STS-3/STM-1 TELECOM BUS INTERFACE - RECEIVE DIRECTION

| Pin \# | Signal Name | I/O | Signal <br> TYPE | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| AF20 | $\begin{aligned} & \text { STS3RxD_CLK_3 } \\ & \text { RxSBCIkLLOOP_3 } \end{aligned}$ | O | CMOS | Receive STS-3ISTM-1 Telecom Bus Clock Output - Channel 3; LLOOP_3 (General Purpose) Output Pin: <br> The function of this input pin depends upon whether or not theSTS-3/ STM-1 Telecom Bus Interface associated with Channel 3 is enabled. <br> If STS-3/STM-1 Telecom Bus (Channel 3) has been enabled - STS-3/ STM-1 Receive Telecom Bus Clock Output - Channel 3; STS3RxD_CLK_3: <br> All signals, which is output via the Receive Telecom Bus - Channel 3 is clocked out upon the rising edge of this clock signal. This includes the following signals. <br> - STS3RxD_D_3[7:0] <br> - STS3RxD_ALARM_3 <br> - STS3RxD_DP_3 <br> - STS3RxD_PL_3 <br> - STS3RxD_C1J1_3 <br> This clock signal will operate at 19.44 MHz . <br> If STS-3/STM-1 Telecom Bus (Channel 3) is disabled - LLOOP_3 (General Purpose) Output Pin: <br> This output pin can be used as a general purpose output pin. <br> The state of this output pin can be controlled by writing the appropriate value into Bit 0 (LLOOP) within the Line Interface Drive Register associated with Channel 3 (Indirect Address $=0 \times 4 \mathrm{E}, 0 \times 80$ ), (Direct Address $=$ 0x4F80). <br> Note: For Product Legacy purposes, this pin is called LLOOP_3 because one possible application is to tie this output pin to an LLOOP (Local Loop-back) input pin from one of Exar's XRT73LOXIXRT75LOX DS3/E3/STS-1 LIU devices. However, this output pin, and the corresponding register bit can be used for any purpose. |

## STS-3/STM-1 TELECOM BUS INTERFACE - RECEIVE DIRECTION

| PIN \# | Signal Name | I/O | Signal <br> TyPE | Description |
| :---: | :---: | :---: | :---: | :---: |
| A21 | $\begin{aligned} & \text { STS3RxD_PL_0 } \\ & \text { TAOS_0 } \end{aligned}$ | O | CMOS | STS-3/STM-1 Receive (Drop) Telecom Bus - Payload Indicator Output Signal - Channel 0/TAOS_0 (General Purpose) output Pin - Channel 0: <br> The function of this output pin depends upon whether or not theSTS-3/ STM-1 Telecom Bus Interface block associated with Channel 0 has been enabled or disabled. <br> If the STS-3/STM-1 Telecom Bus Interface (associated with Channel <br> 0 ) is enabled - STS-3/STS-1 Receive (Drop) Telecom Bus - Payload Indicator Output - STS3RxD_PL_0: <br> This output pin indicates whether or not Transport Overhead bytes are being output via the STS3RXD_D_0[7:0] output pins. <br> This output pin is pulled "Low" for the duration that the STS-3/STM-1 Receive Telecom Bus is transmitting a Transport Overhead byte via the STS3RXD_D_0[7:0] output pins. <br> Conversely, this output pin is pulled "High" for the duration that the STS-3/STM-1 Receive Telecom Bus is transmitting something other than a Transport Overhead byte via the STS3RXD_D_0[7:0] output pins. <br> If the STS-3/STM-1 Telecom Bus Interface (associated with Channel 0 ) is disabled - TAOS_0 (General Purpose) output Pin - Channel 0: <br> This output pin can be used as a general purpose output pin. <br> The state of this output pin can be controlled by writing the appropriate value into Bit 4 (TAOS) within the Line Interface Drive Register associated with Channel 0 (Indirect Address = 0x1E, 0x80), (Direct Address = 0x1F80). <br> Nоте: For Product Legacy purposes, this pin is called TAOS_0 because one possible application is to tie this output pin to an TAOS (Transmit All Ones) input pin from one of Exar's XRT73LOX/ XRT75L0X DS3/E3/STS-1 LIU devices. However, this output pin, and the corresponding register bit can be used for any purpose. |

## STS-3/STM-1 TELECOM BUS INTERFACE - RECEIVE DIRECTION

| PIN \# | Signal Name | 1/0 | SIGNAL <br> TyPE | Description |
| :---: | :---: | :---: | :---: | :---: |
| D24 | $\begin{aligned} & \text { STS3RxD_PL_1 } \\ & \text { TAOS_1 } \end{aligned}$ | O | CMOS | STS-3/STM-1 Receive (Drop) Telecom Bus - Payload Indicator Output Signal - Channel 1/TAOS_1 (General Purpose) output Pin - Channel 1: <br> The function of this output pin depends upon whether or not theSTS-3/ STM-1 Telecom Bus Interface block associated with Channel 1 has been enabled or disabled. <br> If the STS-3/STM-1 Telecom Bus Interface (associated with Channel <br> 1) is enabled - STS-3/STS-1 Receive (Drop) Telecom Bus - Payload Indicator Output - STS3RxD_PL_1: <br> This output pin indicates whether or not Transport Overhead bytes are being output via the STS3RXD_D_1[7:0] output pins. <br> This output pin is pulled "Low" for the duration that the STS-3/STM-1 Receive Telecom Bus is transmitting a Transport Overhead byte via the STS3RXD_D_1[7:0] output pins. <br> Conversely, this output pin is pulled "High" for the duration that the STS-3/STM-1 Receive Telecom Bus is transmitting something other than a Transport Overhead byte via the STS3RXD_D_1[7:0] output pins. <br> If the STS-3/STM-1 Telecom Bus Interface (associated with Channel 1) is disabled - TAOS_1 (General Purpose) output Pin - Channel 1: <br> This output pin can be used as a general purpose output pin. <br> The state of this output pin can be controlled by writing the appropriate value into Bit 4 (TAOS) within the Line Interface Drive Register associated with Channel 1 (Indirect Address = 0x2E, 0x80), (Direct Address = 0x2F80). <br> Nоте: For Product Legacy purposes, this pin is called TAOS_1 because one possible application is to tie this output pin to an TAOS (Transmit All Ones) input pin from one of Exar's XRT73LOX/ XRT75LOX DS3/E3/STS-1 LIU devices. However, this output pin, and the corresponding register bit can be used for any purpose. |

## STS-3/STM-1 TELECOM BUS INTERFACE - RECEIVE DIRECTION

| PIN \# | Signal Name | I/O | Signal <br> TyPE | Description |
| :---: | :---: | :---: | :---: | :---: |
| V23 | $\begin{aligned} & \text { STS3RxD_PL_2 } \\ & \text { TAOS_2 } \end{aligned}$ | O | CMOS | STS-3/STM-1 Receive (Drop) Telecom Bus - Payload Indicator Output Signal - Channel 2/TAOS_2 (General Purpose) output Pin - Channel 2: <br> The function of this output pin depends upon whether or not theSTS-3/ STM-1 Telecom Bus Interface block associated with Channel 2 has been enabled or disabled. <br> If the STS-3/STM-1 Telecom Bus Interface (associated with Channel <br> 2) is enabled - STS-3/STS-1 Receive (Drop) Telecom Bus - Payload Indicator Output - STS3RxD_PL_2: <br> This output pin indicates whether or not Transport Overhead bytes are being output via the STS3RXD_D_2[7:0] output pins. <br> This output pin is pulled "Low" for the duration that the STS-3/STM-1 Receive Telecom Bus is transmitting a Transport Overhead byte via the STS3RXD_D_2[7:0] output pins. <br> Conversely, this output pin is pulled "High" for the duration that the STS-3/STM-1 Receive Telecom Bus is transmitting something other than a Transport Overhead byte via the STS3RXD_D_2[7:0] output pins. <br> If the STS-3/STM-1 Telecom Bus Interface (associated with Channel 2) is disabled - TAOS_2 (General Purpose) output Pin - Channel 2: <br> This output pin can be used as a general purpose output pin. <br> The state of this output pin can be controlled by writing the appropriate value into Bit 4 (TAOS) within the Line Interface Drive Register associated with Channel 2 (Indirect Address $=0 \times 3 E, 0 \times 80)$, (Direct Address $=$ 0x3F80). <br> Nоте: For Product Legacy purposes, this pin is called TAOS_2 because one possible application is to tie this output pin to an TAOS (Transmit All Ones) input pin from one of Exar's XRT73LOX/ XRT75L0X DS3/E3/STS-1 LIU devices. However, this output pin, and the corresponding register bit can be used for any purpose. |

XRT94L43
Experience Our Connectivity.

## STS-3/STM-1 TELECOM BUS INTERFACE - RECEIVE DIRECTION

| Pin \# | Signal Name | I/O | Signal <br> TYPE | Description |
| :---: | :---: | :---: | :---: | :---: |
| AF21 | $\begin{aligned} & \text { STS3RxD_PL_3 } \\ & \text { TAOS_3 } \end{aligned}$ | O | CMOS | STS-3/STM-1 Receive (Drop) Telecom Bus - Payload Indicator Output Signal - Channel 3/TAOS_3 (General Purpose) output Pin - Channel 3: <br> The function of this output pin depends upon whether or not theSTS-3/ STM-1 Telecom Bus Interface block associated with Channel 3 has been enabled or disabled. <br> If the STS-3/STM-1 Telecom Bus Interface (associated with Channel <br> 3) is enabled - STS-3ISTS-1 Receive (Drop) Telecom Bus - Payload Indicator Output - STS3RxD_PL_3: <br> This output pin indicates whether or not Transport Overhead bytes are being output via the STS3RXD_D_3[7:0] output pins. <br> This output pin is pulled "Low" for the duration that the STS-3/STM-1 <br> Receive Telecom Bus is transmitting a Transport Overhead byte via the STS3RXD_D_3[7:0] output pins. <br> Conversely, this output pin is pulled "High" for the duration that the STS-3/STM-1 Receive Telecom Bus is transmitting something other than a Transport Overhead byte via the STS3RXD_D_3[7:0] output pins. <br> If the STS-3/STM-1 Telecom Bus Interface (associated with Channel 3) is disabled - TAOS_3 (General Purpose) output Pin - Channel 3: <br> This output pin can be used as a general purpose output pin. <br> The state of this output pin can be controlled by writing the appropriate value into Bit 4 (TAOS) within the Line Interface Drive Register associated with Channel 3 (Indirect Address $=0 \times 4 \mathrm{E}, 0 \times 80$ ), (Direct Address $=$ 0x4F80). <br> Note: For Product Legacy purposes, this pin is called TAOS_3 because one possible application is to tie this output pin to an TAOS (Transmit All Ones) input pin from one of Exar's XRT73LOX/ XRT75LOX DS3/E3/STS-1 LIU devices. However, this output pin, and the corresponding register bit can be used for any purpose. |

## STS-3/STM-1 TELECOM BUS INTERFACE - RECEIVE DIRECTION

| PIN \# | Signal Name | I/O | Signal <br> TYPE | Description |
| :---: | :---: | :---: | :---: | :---: |
| C23 | $\begin{aligned} & \text { STS3RxD_C1J1_0 } \\ & \text { EG_DS3E3_FP_8 } \\ & \text { TxSTS1FP_8 } \\ & \text { RxSBFrame_0 } \end{aligned}$ | O | CMOS | STS-3/STM-1 Receive Telecom Bus - C1/J1 Byte Phase Indicator Output Signal - Channel 0; Egress Direction DS3/E3 Frame Generator Block Framing Pulse Output pin - Channel 8; Transmit STS-1 Framing Pulse Output pin - Channel 8: <br> The function of this output pin depends upon whether or not theSTS-3/ STM-1 Telecom Bus Interface for STS-3/STM-1 Channel 0 has been enabled. <br> If STS-3/STM-1 Telecom Bus (associatd with STS-3/STM-1 Channel <br> 0) has been enabled - STS-3/STM-1 Receive Telecom Bus - C1/J1 <br> Byte Phase Indicator Output Signal: <br> This output pin pulses "High" under the following two conditions. <br> 1. Whenever the C1 byte is being output via the STS3RxD_D_0[7:0] output, and <br> 2. Whenever the J1 byte is being output via the STS3RxD_D_0[7:0] output.1: <br> Notes: <br> 1. The STS-3/STM-1 Receive (Drop) Telecom Bus (associated with Channel 0) will indicate that it is transmitting the C1 byte (via the STS3RxD_D_0[7:0] output pins), by pulsing this output pin "High" (for one period of STS3RXD_CLK_0) and keeping the STS3RXD_PL_0 output pin pulled "Low". <br> 2. The STS-3/STM-1 Receive (Drop) Telecom Bus (associated with Channel 0) will indicate that it is transmitting the J1 byte (via the STS3RXD_D_0[7:0] output pins), by pulsing this output pin "High" (for one period of STS3RXD_CLK_0) while the STS3TXD_PL_O output pin is pulled "High". |

XRT94L43
Experience Our Connectivity.
REV. 1.0.2
SONET/SDH OC-12 TO 12XDS3/E3 MAPPER

## STS-3/STM-1 TELECOM BUS INTERFACE - RECEIVE DIRECTION

| PIN \# | Signal Name | I/O | Signal <br> TYPE | Description |
| :---: | :---: | :---: | :---: | :---: |
| C23 | $\begin{aligned} & \text { STS3RxD_C1J1_0 } \\ & \text { EG_DS3E3_FP_8 } \\ & \text { TxSTS1FP_8 } \\ & \text { RxSBFrame_0 } \\ & \\ & \text { CONTINUED } \end{aligned}$ | O | CMOS | Continued <br> If STS-3/STM-1 Telecom Bus (associated with STS-3/STM-1 Channel <br> 0 ) is disabled then the function of this output pin depends upon whether Channel 8 has been configured to operate in either the DS3/ E3 or STS-1 Modes): <br> If Channel 8 is configured to operate in the DS3/E3 Mode - <br> EG_DS3E3_FP_8 (Egress Direction - DS3/E3 Framing Pulse Output pin - Channel 8): <br> If the STS-3/STM-1 Telecom Bus (associated with STS-3/STM-1 Channel <br> 0 ) is disabled and if Channel 8 is configured to operate in either the DS3 <br> or E3 Modes then this pin will function as the "Egress Direction DS3/E3 <br> Framing Pulse" output pin. <br> In this mode, the Frame Generator block (associated with Channel 8) will pulse this output pin "HIGH" for one DS3/E3 bit-period, coincident with the first bit (within a given DS3 or E3 frame) being output via the "DS3/ E3/STS1_Data_OUT_8" output pin. <br> If Channel 8 is configured to operate in the STS-1 Mode - <br> TxSTS1_FP_8 (Transmit Direction - STS-1 Framing Pulse Output pin - Channel 8): <br> If the STS-3/STM-1 Telecom Bus (associated with STS-3/STM-1 Channel <br> 0 ) is disabled and if Channel 8 is configured to operate in the STS-1/ <br> STM-0 Mode, then this pin will function as the "Transmit Direction STS-1 Framing Pulse" output pin <br> .In this mode, the Transmit STS-1 TOH Processor block (associated with Channel 8) will pulse this output pin "HIGH" for one STS-1 bit-period, coincident to whenever the very first bit (within a given STS-1 frame) being output via the "DS3/E3/STS1_DATA_OUT_8" output pin. <br> Nоте: For those applications in which the XRT94L43 is being interfaced to DS3/E3/STS-1 LIU devices, we recommend that the user NOT connect this output pin to any LIU input pin. |
| J25 | $\begin{aligned} & \text { STS3RxD_C1J1_1 } \\ & \text { EG_DS3E3_FP_9 } \\ & \text { TxSTS1FP_9 } \\ & \text { RxSBFrame_1 } \end{aligned}$ | 0 | CMOS | STS-3/STM-1 Receive Telecom Bus - C1/J1 Byte Phase Indicator Output Signal - Channel 1; Egress Direction DS3/E3 Frame Generator Framing Pulse Output pin - Channel 9; Transmit STS-1 Framing Pulse Output pin - Channel 9: <br> See description for Pin \# C23 above using the appropriate channel numbers. <br> If STS-3/STM-1 Telecom Bus (associated with STS-3/STM-1 has been enabled - STS-3/STM-1 Receive Telecom Bus - C1/J1 Byte Phase Indicator Output Signal: <br> If STS-3/STM-1 Telecom Bus (associated with STS-3/STM-1 Channel <br> 1) is disabled then the function of this output pin depends upon whether Channel 9 has been configured to in either the DS3/E3 or STS-1` Modes: |

## STS-3/STM-1 TELECOM BUS INTERFACE - RECEIVE DIRECTION

| PIN \# | Signal Name | I/O | Signal <br> TYPE | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| AC20 | $\begin{aligned} & \text { STS3RxD_C1J1_2 } \\ & \text { EG_DS3E3_FP_10 } \\ & \text { TxSTS1FP_10 } \\ & \text { RxSBFrame_2 } \end{aligned}$ | 0 | CMOS | STS-3/STM-1 Receive Telecom Bus - C1/J1 Byte Phase Indicator Output Signal - Channel 2; Egress Direction DS3/E3 Frame Generator Block Framing Pulse Output pin - Channel 11; Transmit STS-1 Framing Pulse Output pin - Channel 10: <br> See description for Pin \# C23 above using the appropriate channel numbers. <br> If STS-3/STM-1 Telecom Bus ((associated with STS-3/STM-1 Channel <br> 2) has been enabled - STS-3/STM-1 Receive Telecom Bus - C1/J1 <br> Byte Phase Indicator Output Signal: <br> If STS-3/STM-1 Telecom Bus ((associated with STS-3/STM-1 Channel 2) is disabled - RxDS3FP_10 (Receive DS3 Frame Pulse Input/Output - Channel 10): |
| AE14 | ```STS3RxD_C1J1_3 EG_DS3E3_FP_11 TxSTS1FP_11 RxSBFrame_3``` | O | CMOS | STS-3/STM-1 Receive Telecom Bus - C1/J1 Byte Phase Indicator Output Signal - Channel 3; Egress Direction DS3/E3 Frame Generator Block Framing Pulse Output pin - Channel 11; Transmit STS-1 Framing Pulse Output pin - Channel 11: <br> See description for Pin \# C23 above using the appropriate channel numbers. <br> If STS-3/STM-1 Telecom Bus (associated with STS-3/STM-1- Channel 2) is disabled then the function of this output pin depends upon whether Channel 10 has been configured to operate in either the DS3/E3 or STS-1 Modes.: <br> If STS-3/STM-1 Telecom Bus (associated with STS-3/STM-1 Channel <br> 3 ) is disabled then the function of this output pin depends upon whether Channel 11 has been configured to operate in either the DS3/E3 or STS-1 Modes. |

XRT94L43
Experience Our Connectivity.
REV. 1.0.2

## STS-3/STM-1 TELECOM BUS INTERFACE - RECEIVE DIRECTION

| Pin \# | Signal Name | 1/0 | SIGNAL <br> TyPE | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| C22 | ```STS3RxD_DP_0 EG_DS3E3_FP_4 TxSTS1FP_4``` | O | CMOS | STS-3/STM-1 Receive (Drop) Telecom Bus - Parity Output Pin Channel 0; Egress Direction DS3/E3 Frame Generator Block Framing Pulse Output pin - Channel 4; Transmit STS-1 Framing Pulse Output pin - Channel 4: <br> The function of this output pin depends upon whether or not the STS-3/ STM-1 Telecom Bus Interface for STS-3/STM-1 Channel 0 has been enabled. <br> If STS-3/STM-1 Telecom Bus (associated with STS-3/STM-1 Channel 0) has been enabled - STS-3/STM-1 Receive Telecom Bus - Parity Output pin: <br> This output pin can be configured to function as one of the following. <br> 1. The EVEN or ODD parity value of the bits which are output via the "STS3RXD_D_0[7:0]" output pins. <br> 2. The EVEN or ODD parity value of the bits which are being output via the "STS3RXD_D_0[7:0]" output pins and the states of the "STS3RXD_PL_0" and "STS3RXD_C1J1_0" output pins. <br> This output pin will ultimately be used (by "drop-side" circuitry) to verify the verify of the data which is output via the "STS-3/STM-1 Telecom Bus Interface associated with Channel 0 <br> Nоте: The user can make any one of these configuration selections by writing the appropriate value into the "Telecom Bus Control" Register (Direct Address = 0x013B). <br> If STS-3/STM-1 Telecom Bus (associated with STS-3/STM-1 Channel 0) is disabled then the function of this output pin depends upon whether Channel 4 has been configured to operate in either the DS3/E3 or STS-1 Modes <br> If Channel 4 is configured to operate in the DS3/E3 Modes - <br> EG_DS3E3_FP_4 (Egress Direction - DS3/E3 Framing Pulse Output pin - Channel 4): <br> If the STS-3/STM-1 Telecom Bus (associated with STS-3/STM-1 Channel <br> 0 ) is disabled and if Channel 4 is configured to operate in either the DS3 or E3 Modes then this pin will function as the "Egress Direction DS3/E3 Framing Pulse" output pin. <br> In this mode, the Frame Generator block (associated with Channel 4) will pulse this output pin "HIGH" for one DS3/E3 bit-period, coincident with the first bit (within a given DS3 or E3 frame) being output via the "DS3/ E3/STS1_Data_OUT_4" output pin. <br> If Channel 4 is configured to operate in the STS-1 Mode - <br> TxSTS1_FP_4 (Transmit Direction - STS-1 Framing Pulse Output pin - Channel 4): <br> If the STS-3/STM-1 Telecom Bus (associated with STS-3/STM-1 Channel <br> 0 ) is disabled and if Channel 4 is configured to operate in the STS-1/ STM-0 Mode, then this pin will function as the "Transmit Direction STS-1 Framing Pulse" output pin. <br> In this mode, the Transmit STS-1 TOH Processor block (associated with Channel 4) will pulse this output pin "HIGH" for one STS-1 bit-period, coincident to whenever the very first bit (within a given STS-1 frame) being output via the "DS3/E3/STS1_DATA_OUT_4" output pin. <br> Nоте: For those applications in which the XRT94L43 is being interfaced to DS3/E3/STS-1 LIU devices, we recommend that the user NOT connect this output pin to any LIU input pin. |

## STS-3/STM-1 TELECOM BUS INTERFACE - RECEIVE DIRECTION

| Pin \# | Signal Name | I/O | Signal <br> TYPE | Description |
| :---: | :---: | :---: | :---: | :---: |
| G25 | $\begin{aligned} & \text { STS3RxD_DP_1 } \\ & \text { EG_DS3E3_FP_5 } \\ & \text { TxSTS1FP_5 } \end{aligned}$ | 0 | CMOS | STS-3/STM-1 Receive (Drop) Telecom Bus - Parity Output Pin Channel 1; Egress Direction DS3/E3 Frame Generator Block Framing Pulse Output pin - Channel 5; Transmit STS-1 Framing Pulse Output pin - Channel 5: <br> See description for Pin \# C22 above using the appropriate channel numbers. <br> If STS-3/STM-1 Telecom Bus ((associated with STS-3/STM-1 Channel <br> 1) has been enabled - STS-3/STM-1 Receive Telecom Bus - Parity Output pin: <br> If STS-3/STM-1 Telecom Bus (associated with STS-3/STM-1 Channel <br> 1) is disabled then the function of this output pin depends upon whether Channel 5 has been configured to operate in either the DS3/ E3 or STS-1 ModesChannel 1) is disabled - RxDS3FP_5 (Receive DS3 Frame Pulse Input/Output - Channel 5): |
| AC23 | $\begin{aligned} & \text { STS3RxD_DP_2 } \\ & \text { EG_DS3E3_FP_6 } \\ & \text { TxSTS1FP_6 } \end{aligned}$ | 0 | CMOS | STS-3/STM-1 Receive (Drop) Telecom Bus - Parity Output Pin - STS-3/STM-1 Channel 2; Egress Direction DS3/E3 Frame Generator Block Framing Pulse Output pin - Channel 6; Transmit STS-1 Framing Pulse Output pin - Channel 6: <br> See description for Pin \# C22 above using the appropriate channel numbers. <br> If STS-3/STM-1 Telecom Bus (associated with STS-3/STM-1 Channel <br> 2) has been enabled - STS-3/STM-1 Receive Telecom Bus - Parity Output Pin: <br> If STS-3/STM-1 Telecom Bus (associated with STS-3/STM-1 Channel <br> 2) is disabled then the function of this output pin depends upon whether Channel 2 has been configured to operate in either the DS3/ E3 or STS-1 Modes: |
| AC17 | ```STS3RxD_DP_3 EG_DS3E3_FP_7 TxSTS1FP_7``` | 0 | cmos | STS-3/STM-1 Receive (Drop) Telecom Bus - Parity Output Pin - STS-3/STM-1 Channel 3; Egress Direction DS3/E3 Frame Generator Block Framing Pulse Output pin - Channel 7; Transmit STS-1 Framing Pulse Output pin - Channel 7: <br> See description for Pin \# C22 above using the appropriate channel numbers. <br> If STS-3/STM-1 Telecom Bus ((associated with STS-3/STM-1 Channel <br> 3) has been enabled - STS-3/STM-1 Receive Telecom Bus - Parity Output Pin: <br> If STS-3/STM-1 Telecom Bus (associated with STS-3/STM-1 Channel <br> 3 ) is disabled then the function of this output pin depends upon whether Channel 7 has been configured to operate in either the DS3/ E3 or STS-1 Modes: |

## STS-3/STM-1 TELECOM BUS INTERFACE - RECEIVE DIRECTION

| Pin \# | Signal Name | 1/0 | Signal <br> TYPE | Description |
| :---: | :---: | :---: | :---: | :---: |
| C20 | $\begin{aligned} & \text { STS3RxD_Alarm_0 } \\ & \text { EG_DS3E3_FP_0 } \\ & \text { TxSTS1FP_0 } \end{aligned}$ | O | CMOS | STS-3/STM-1 Receive (Drop) Telecom Bus - Alarm Indicator Output signal - Channel 0; Egress Direction DS3/E3 Frame Generator Block Framing Pulse Output pin - Channel 0; Transmit STS-1 Framing Pulse Output pin - Channel 0: <br> This output pin pulses "high", coincident with any STS-1 signal (that is being output via the "STS3RXD_D_0[7:0]" output pins) that is carrying an AIS-P indicator. <br> This output pin is "low" for all other conditions. <br> If STS-3ISTM-1 Telecom Bus (Channel 0) has been enabled - STS-3/ STM-1 Receive Telecom Bus - Alarm Indicator Output signal: <br> This output pin pulses "high", coincident with any STS-1 signal (that is being output via the "STS3RXD_D_0[7:0]" output pins) that is carrying an AIS-P indicator. <br> This output pin is "low" for all other conditions. <br> If STS-3/STM-1 Telecom Bus (Channel 0 ) is disabled then the function of this output pin depends upon whether Channel 0 has been configured to operate in either the DS3/E3 or STS-1 Modes <br> If Channel 0 is configured to operate in the DS3/E3 Modes - <br> EG_DS3E3_FP_0 (Egress Direction - DS3/E3 Framing Pulse Output pin - Channel 0): <br> If the STS-3/STM-1 Telecom Bus (Channel 0) is disabled and if Channel 0 is configured to operate in either the DS3 or E3 Modes then this pin will function as the "Egress Direction DS3/E3 Framing Pulse" output pin. <br> In this mode, the Frame Generator block (associated with Channel 0) will pulse this output pin "HIGH" for one DS3/E3 bit-period, coincident with the first bit (within a given DS3 or E3 frame) being output via the "DS3/ E3/STS1_Data_OUT_0" output pin. <br> If Channel 3 is configured to operate in the STS-1 Mode - <br> TxSTS1_FP_3 (Transmit Direction - STS-1 Framing Pulse Output pin <br> - Channel 3): <br> If the STS-3/STM-1 Telecom Bus (Channel 0) is disabled and if Channel 0 is configured to operate in the STS-1/STM-0 Mode, then this pin will function as the "Transmit Direction STS-1 Framing Pulse" output pin. <br> In this mode, the Transmit STS-1 TOH Processor block (associated with Channel 0) will pulse this output pin "HIGH" for one STS-1 bit-period, coincident to whenever the very first bit (within a given STS-1 frame) being output via the "DS3/E3/STS1_DATA_OUT_0" output pin. <br> Nоте: For those applications in which the XRT94L43 is being interfaced to DS3/E3/STS-1 LIU devices, we recommend that the user NOT connect this output pin to any LIU input pin. |
| E25 | $\begin{aligned} & \text { STS3RxD_Alarm_1 } \\ & \text { RxDS3FP_1 } \\ & \text { TxSTS1FP_1 } \end{aligned}$ | O | CMOS | STS-3/STM-1 Receive (Drop) Telecom Bus - Alarm Indicator Output signal - Channel 1; DS3IE3 Frame Synchronizer Framing Pulse Output Pin-Channel 1: <br> See description for Pin \# C20 above using the appropriate channel numbers. <br> If STS-3/STM-1 Telecom Bus (Channel 1) has been enabled - STS-3/ STM-1 Receive Telecom Bus - Alarm Indicator Output signal: <br> If STS-3/STM-1 Telecom Bus (Channel 1) is disabled then the function of this output pin depends upon whether Channel 1 has been configured to operate in either the DS3/E3 or STS-1 Modes |

STS-3/STM-1 TELECOM BUS INTERFACE - RECEIVE DIRECTION

| PIN \# | Signal Name | I/O | Signal TyPE | Description |
| :---: | :---: | :---: | :---: | :---: |
| V21 | $\begin{aligned} & \text { STS3RxD_Alarm_2 } \\ & \text { RxDS3FP_2 } \\ & \text { TxSTS1FP_2 } \end{aligned}$ | O | CMOS | STS-3/STM-1 Receive (Drop) Telecom Bus - Alarm Indicator Output signal - Channel 2; DS3IE3 Frame Synchronizer Framing Pulse Output Pin - Channel 2: <br> See description for Pin \# C20 above using the appropriate channel numbers. <br> If STS-3/STM-1 Telecom Bus (Channel 2) has been enabled - STS-3/ STM-1 Receive Telecom Bus - Alarm Indicator Output signal: <br> If STS-3/STM-1 Telecom Bus (Channel 2) is disabled then the function of this output pin depends upon whether Channel 1 has been configured to operate in either the DS3/E3 or STS-1 Modes |
| AD21 | $\begin{aligned} & \text { STS3RxD_Alarm_3 } \\ & \text { RxDS3FP_3 } \\ & \text { TxSTS1FP_3 } \end{aligned}$ | 0 | CMOS | STS-3/STM-1 Receive (Drop) Telecom Bus - Alarm Indicator Output signal - Channel 3; DS3/E3 Frame Synchronizer Framing Pulse Output Pin - Channel 1: <br> See description for Pin \# C20 above using the appropriate channel numbers. <br> If STS-3/STM-1 Telecom Bus (Channel 3) has been enabled - STS-3/ STM-1 Receive Telecom Bus - Alarm Indicator Output signal: <br> If STS-3/STM-1 Telecom Bus (Channel 3) is disabled then the function of this output pin depends upon whether Channel 1 has been configured to operate in either the DS3/E3 or STS-1 Modes |
| B21 | $\begin{aligned} & \text { STS3RxD_D_0_0 } \\ & \text { TxLEV_0 } \\ & \text { RxSBData_0 } \end{aligned}$ | O | CMOS | Receive STS-3/STM-1 Telecom Bus - Channel 0 - Output Data Bus Pin Number 0/TxLEV_0 (General Purpose) Output pin: <br> The function of this output pin depends upon whether or not theSTS-3/ STM-1 Telecom Bus Interface, associated with Channel 0 is enabled. <br> If STS-3/STM-1 Telecom Bus (Channel 0) has been enabled - STS-3/ STM-1 Receive Telecom Bus - Output Data bus Pin Number 0: <br> STSRxD_D_0_0: <br> This output pin along with STS3RxD_D_0[7:1] function as the STS-3/ STM-1 Receive (Drop) Telecom Bus - Output Data Bus for Channel 0. The STS-3/STM-1 Telecom Bus Interface will update the data via this output upon the rising edge of STS3RxD_CLK_0. <br> Nоте: This input pin functions as the LSB (Least Significant Bit) of the Receive (Drop) Telecom Bus for Channel 0. <br> If STS-3/STM-1 Telecom Bus (Channel 0) is disabled - TXLEV_0 (General Purpose) output Pin. <br> This output pin can be used as a general purpose output pin. <br> The state of this output pin can be controlled by writing the appropriate value into Bit 2 (TxLEV) within the Line Interface Drive Register associated with Channel 0 (Indirect Address $=0 \times 1 E, 0 \times 80$ ), (Direct Address = 0x1F80). <br> Note: For Product Legacy purposes, this pin is called TxLEV_O because one possible application is to tie this output pin to a TxLEV (Transmit Line Build-Out Disable) input pin from one of Exar's XRT73LOX/XRT75LOX DS3/E3/STS-1 LIU devices. However, this output pin, and the corresponding register bit can be used for any purpose. |

## STS-3/STM-1 TELECOM BUS INTERFACE - RECEIVE DIRECTION

| PIN \# | SIGNAL NAME | I/O | SIGNAL <br> TYPE | DESCRIPTION |
| :--- | :--- | :--- | :--- | :--- |

## STS-3/STM-1 TELECOM BUS INTERFACE - RECEIVE DIRECTION

| Pin \# | Signal Name | I/O | Signal <br> TyPE | Description |
| :---: | :---: | :---: | :---: | :---: |
| E20 | $\begin{array}{\|l} \hline \text { STS3RxD_D_0_2 } \\ \text { DS3/E3/ } \\ \text { STS1_Data_OUT_ } \\ 0 \\ \text { RxSBData_2 } \end{array}$ | O | CMOS | Receive STS-3/STM-1 Telecom Bus - Channel 0-Output Data Bus Pin Number 2/DS3/E3 Framer or Transmit STS-1 TOH Processor block line interface output Pin - Channel 0 (DS3/E3/ <br> STS1_DATA_OUT_0): <br> The function of this output pin depends upon whether or not theSTS-3/ STM-1 Telecom Bus Interface, associated with Channel 0 is enabled. <br> If STS-3/STM-1 Telecom Bus (Channel 0) has been enabled - STS-3/ STM-1 Receive Telecom Bus - Output Data bus Pin Number 2: <br> STSRxD_D_0_2: <br> This output pin along with STS3RxD_D_0[7:3] and STS3RxD_D_0[1:0] function as the STS-3/STM-1 Receive (Drop) Telecom Bus - Output Data Bus for Channel 0. The STS-3/STM-1 Telecom Bus Interface will update the data via this output upon the rising edge of STS3RxD_CLK_0. <br> If STS-3/STM-1 Telecom Bus (Channel 0 ) is disabled - DS3/E3/ STS1_DATA_OUT Line Interface Data output Pin - Channel 0: <br> This pin outputs single-rail DS3, E3 or STS-1 data to a DS3/E3/STS-1 LIU IC. This output pin should be connected to the TPOS/TDATA input of the DS3/E3/STS-1 LIU IC (corresponding to Channel 0). By default, the data that is output via this output pin will be updated upon the rising edge of DS3/E3/STS1_CLK_OUT_0 signal pin number C21. <br> For DS3/E3 Applications <br> The XRT94L43 can be configured to update this output signal upon the falling edge of the DS3/E3/STS1_CLK_0 signal by setting Bit 2 (DS3/E3/ STS1_CLK_OUT Invert), within the I/O Control Register - Channel 0 (Indirect Address = 0x1E, 0x01), (Direct Address $=0 \times 1$ F01) to a "1". <br> For STS-1 Applications <br> The XRT94L43 can not be configured to update the DS3/E3/ STS1_DATA_OUT_0 signal upon the falling edge of DS3/E3/ STS1_CLK_OUT_0. |

## STS-3/STM-1 TELECOM BUS INTERFACE - RECEIVE DIRECTION

| Pin \# | Signal Name | 1/0 | Signal <br> TYPE | Description |
| :---: | :---: | :---: | :---: | :---: |
| D20 | $\begin{aligned} & \text { STS3RxD_D_0_3 } \\ & \text { DS3/E3/ } \\ & \text { STS1_Data_OUT_ } \\ & 4 \\ & \text { RxSBData_3 } \end{aligned}$ | O | CMOS | Receive STS-3/STM-1 Telecom Bus - Channel 0 - Output Data Bus Pin Number 3/DS3/E3 Framer or Transmit STS-1 TOH Processor block line interface output Pin - Channel 4 (DS3/E3/ <br> STS1_DATA_OUT_4): <br> The function of this output pin depends upon whether or not theSTS-3/ STM-1 Telecom Bus Interface, associated with Channel 0 is enabled. <br> If STS-3/STM-1 Telecom Bus (Channel 0) has been enabled - STS-3/ STM-1 Receive Telecom Bus - Output Data bus Pin Number 3: <br> STSRxD_D_0_3: <br> This output pin along with STS3RxD_D_0[7:4] and STS3RxD_D_0[2:0] function as the STS-3/STM-1 Receive (Drop) Telecom Bus - Output Data Bus for Channel 0. The STS-3/STM-1 Telecom Bus Interface will update the data via this output upon the rising edge of STS3RxD_CLK_0. <br> If STS-3/STM-1 Telecom Bus (Channel 0 ) is disabled - DS3/E3/ STS1_DATA_OUT Line Interface Data output Pin - Channel 4: <br> This pin outputs single-rail DS3, E3 or STS-1 data to a DS3/E3/STS-1 LIU IC. This output pin should be connected to the TPOS/TDATA input of the DS3/E3/STS-1 LIU IC (corresponding to Channel 4). By default, the data that is output via this output pin will be updated upon the rising edge of the DS3/E3/STS1_CLK_OUT_4 signal pin number E21. <br> For DS3/E3 Applications <br> The XRT94L43 can be configured to update this output signal upon the falling edge of the DS3/E3/STS1_CLK_4 signal by setting Bit 2 (DS3/E3/ STS1_CLK_OUT Invert), within the I/O Control Register - Channel 4 (Indirect Address = 0x5E, 0x01), (Direct Address = 0x5F01) to a "1". <br> For STS-1 Applications <br> The XRT94L43 can not be configured to update the DS3/E3/ STS1_DATA_OUT_4 signal upon the falling edge of DS3/E3/ STS1_CLK_OUT_4. |

## STS-3/STM-1 TELECOM BUS INTERFACE - RECEIVE DIRECTION

| Pin \# | Signal Name | 1/0 | Signal <br> TYPE | Description |
| :---: | :---: | :---: | :---: | :---: |
| D21 | $\begin{array}{\|l} \text { STS3RxD_D_0_4 } \\ \text { DS3/E3/ } \\ \text { STS1_Data_OUT_ } \\ 8 \\ \text { RxSBData_4 } \end{array}$ | O | CMOS | Receive STS-3/STM-1 Telecom Bus - Channel 0 - Output Data Bus Pin Number 4/DS3/E3 Framer or Transmit STS-1 TOH Processor block line interface output Pin - Channel 8 (DS3/E3/ <br> STS1_DATA_OUT_8): <br> The function of this output pin depends upon whether or not theSTS-3/ STM-1 Telecom Bus Interface, associated with Channel 0 is enabled. <br> If STS-3/STM-1 Telecom Bus (Channel 0) has been enabled - STS-3/ STM-1 Receive Telecom Bus - Output Data bus Pin Number 4: <br> STSRxD_D_0_4: <br> This output pin along with STS3RxD_D_0[7:5] and STS3RxD_D_0[3:0] function as the STS-3/STM-1 Receive (Drop) Telecom Bus - Output Data Bus for Channel 0. The STS-3/STM-1 Telecom Bus Interface will update the data via this output upon the rising edge of STS3RxD_CLK_0. <br> If STS-3/STM-1 Telecom Bus (Channel 0 ) is disabled - DS3/E3/ STS1_DATA_OUT Line Interface Data output Pin - Channel 8: <br> This pin outputs single-rail DS3, E3 or STS-1 data to a DS3/E3/STS-1 LIU IC. This output pin should be connected to the TPOS/TDATA input of the DS3/E3/STS-1 LIU IC (corresponding to Channel 8). By default, the data that is being output via this output pin will be updated upon the rising edge of the DS3/E3/STS-1_CLK_OUT_8 signal pin number C24. <br> For DS3/E3 Applications <br> The XRT94L43 can be configured to update the DS3/E3/STS1_DATA_8 output signal upon the falling edge of the DS3/E3/STS1_CLK_8 signal by setting Bit 2 (DS3/E3/STS1_CLK_OUT Invert), within the I/O Control Register - Channel 8 (Indirect Address = 0x9E, 0x01), (Direct Address = 0x9F01) to a "1". <br> For STS-1 Applications <br> The XRT94L43 can not be configured to update the DS3/E3/ STS1_DATA_OUT_8 signal upon the falling edge of DS3/E3/ STS1_CLK_OUT_8. |

## STS-3/STM-1 TELECOM BUS INTERFACE - RECEIVE DIRECTION

| Pin \# | Signal Name | 1/0 | Signal <br> TYPE | Description |
| :---: | :---: | :---: | :---: | :---: |
| C21 | $\begin{aligned} & \text { STS3RxD_D_0_5 } \\ & \text { DS3/E3/ } \\ & \text { STS1_Clk_OUT_0 } \\ & \text { RxSBData_5 } \end{aligned}$ | O | CMOS | Receive STS-3/STM-1 Telecom Bus - Channel 0 - Output Data Bus Pin Number 5/DS3/E3 Framer or Transmit STS-1 TOH Processor block line interface clock output Pin - Channel 0: (DS3/E3/ <br> STS1_CLK_OUT_0): <br> The function of this output pin depends upon whether or not theSTS-3/ STM-1 Telecom Bus Interface, associated with Channel 0 is enabled. <br> If STS-3ISTM-1 Telecom Bus (Channel 0) has been enabled - STS-3/ STM-1 Receive Telecom Bus - Output Data bus Pin Number 5: <br> STSRxD_D_0_5: <br> This output pin along with STS3RxD_D_0[7:6] and STS3RxD_D_0[4:0] function as the STS-3/STM-1 Receive (Drop) Telecom Bus - Output Data Bus for Channel 0. The STS-3/STM-1 Telecom Bus Interface will update the data via this output upon the rising edge of STS3RxD_CLK_0. <br> If STS-3/STM-1 Telecom Bus (Channel 0 ) is disabled - DS3/E3/ STS1_CLK_OUT Line Interface Clock output Pin - Channel 0: <br> This pin outputs a DS3, E3 or STS-1 rate clock signal to a DS3/E3/STS-1 LIU IC. This output pin should be connected to the TxCLK input of the DS3/E3/STS-1 LIU IC (corresponding to Channel 0). <br> By default, the data, which is being output via the DS3/E3/ <br> STS1_DATA_OUT_0 output pin will be updated upon the rising edge of this clock output signal. <br> For DS3/E3 Applications <br> The XRT94L43 can be configured to update the DS3/E3/STS1_DATA_0 output signal upon the falling edge of the DS3/E3/STS1_CLK_0 signal by setting Bit 0 (DS3/E3/STS1_CLK_OUT Invert), within the I/O Control Register - Channel 0 (Indirect Address = 0x1E, 0x01), (Direct Address = 0x1F01) to a "1". <br> For STS-1 Applications <br> The XRT94L43 can not be configured to update the DS3/E3/ STS1_DATA_OUT_0 signal upon the falling edge of DS3/E3/ STS1_CLK_0. |

## STS-3/STM-1 TELECOM BUS INTERFACE - RECEIVE DIRECTION

| Pin \# | Signal Name | 1/0 | Signal TYPE | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| E21 | $\begin{array}{\|l} \hline \text { STS3RxD_D_0_6 } \\ \text { DS3/E3/ } \\ \text { STS1_Clk_OUT_4 } \\ \text { RxSBData_6 } \end{array}$ | O | CMOS | Receive STS-3/STM-1 Telecom Bus - Channel 0 - Output Data Bus Pin Number 6/DS3/E3 Framer or Transmit STS-1 TOH Processor block line interface clock output Pin - Channel 4: (DS3/E3/ <br> STS1_CLK_OUT_4): <br> The function of this output pin depends upon whether or not theSTS-3/ STM-1 Telecom Bus Interface, associated with Channel 0 is enabled. <br> If STS-3/STM-1 Telecom Bus (Channel 0) has been enabled - STS-3/ STM-1 Receive Telecom Bus - Output Data bus Pin Number 6: STSRxD_D_0_6: <br> This output pin along with STS3RxD_D_0_7 and STS3RxD_D_0[5:0] function as the STS-3/STM-1 Receive (Drop) Telecom Bus - Output Data Bus for Channel 0. The STS-3/STM-1 Telecom Bus Interface will update the data via this output upon the rising edge of STS3RxD_CLK_0. <br> If STS-3/STM-1 Telecom Bus (Channel 0 ) is disabled - DS3/E3/ STS1_CLK_OUT Line Interface Clock output Pin - Channel 4: <br> This pin outputs a DS3, E3 or STS-1 rate clock signal to a DS3/E3/STS-1 LIU IC. This output pin should be connected to the TxCLK input of the DS3/E3/STS-1 LIU IC (corresponding to Channel 4). <br> By default, the data, which is being output via the DS3/E3/ <br> STS1_DATA_OUT_4 output pin will be updated upon the rising edge of this clock output signal. <br> For DS3/E3 Applications <br> The XRT94L43 can be configured to update the DS3/E3/STS1_DATA_4 output signal upon the falling edge of the DS3/E3/STS1_CLK_4 signal by setting Bit 0 (DS3/E3/STS1_CLK_OUT Invert), within the I/O Control Register - Channel 4 (Indirect Address $=0 \times 5 E, 0 \times 01$ ), (Direct Address = $0 \times 5$ F01) to a "1". <br> For STS-1 Applications <br> The XRT94L43 can not be configured to update the DS3/E3/ STS1_DATA_OUT_4 signal upon the falling edge of DS3/E3/ STS1_CLK_4. |

## STS-3/STM-1 TELECOM BUS INTERFACE - RECEIVE DIRECTION

| Pin \# | Signal Name | 1/0 | Signal <br> TyPE | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| C24 | $\begin{aligned} & \text { STS3RxD_D_0_7 } \\ & \text { DS3/E3/ } \\ & \text { STS1_Clk_OUT_8 } \\ & \text { RxSBData_7 } \end{aligned}$ | O | CMOS | Receive STS-3/STM-1 Telecom Bus - Channel 0 - Output Data Bus Pin Number 7/DS3/E3 Framer or Transmit STS-1 TOH Processor block line interface clock output Pin - Channel 8: (DS3/E3/ <br> STS1_CLK_OUT_8): <br> The function of this output pin depends upon whether or not theSTS-3/ STM-1 Telecom Bus Interface, associated with Channel 0 is enabled. <br> If STS-3/STM-1 Telecom Bus (Channel 0) has been enabled - STS-3/ STM-1 Receive Telecom Bus - Output Data bus Pin Number 7: <br> STSRxD_D_0_7: <br> This output pin along with STS3RxD_D_0[6:0] function as the STS-3/ STM-1 Receive (Drop) Telecom Bus - Output Data Bus for Channel 0. The STS-3/STM-1 Telecom Bus Interface will update the data via this output upon the rising edge of STS3RxD_CLK_0. <br> Note: This output pin functions as the MSB (Most Significant Bit) for the STS-3/STM-1 Receive (Drop) Telecom Bus Interface - Output Data Bus (Channel 0). <br> If STS-3/STM-1 Telecom Bus (Channel 0 ) is disabled - DS3/E3/ STS1_CLK_OUT Line Interface Clock output Pin - Channel 8: <br> This pin outputs a DS3, E3 or STS-1 rate clock signal to a DS3/E3/STS-1 LIU IC. This output pin should be connected to the TxCLK input of the DS3/E3/STS-1 LIU IC (corresponding to Channel 8). <br> By default, the data, which is being output via the DS3/E3/ <br> STS1_DATA_OUT_8 output pin will be updated upon the rising edge of this clock output signal. <br> For DS3/E3 Applications <br> The XRT94L43 can be configured to update the DS3/E3/STS1_DATA_8 output signal upon the falling edge of the DS3/E3/STS1_CLK_8 signal by setting Bit 0 (DS3/E3/STS1_CLK_OUT Invert), within the I/O Control Register - Channel 8 (Indirect Address = 0x9E, 0x01), (Direct Address = 0x9F01) to a "1". <br> For STS-1 Applications <br> The XRT94L43 can not be configured to update the DS3/E3/ STS1_DATA_OUT_8 signal upon the falling edge of DS3/E3/ STS1_CLK_8. |

## STS-3/STM-1 TELECOM BUS INTERFACE - RECEIVE DIRECTION

| PIN \# | Signal Name | I/O | Signal <br> TYPE | Description |
| :---: | :---: | :---: | :---: | :---: |
| E24 | $\begin{aligned} & \text { STS3RxD_D_1_0 } \\ & \text { TxLEV_1 } \\ & \text { RxSBData_0 } \end{aligned}$ | O | CMOS | Receive STS-3/STM-1 Telecom Bus - Channel 1 - Output Data Bus Pin Number 0/TxLEV_1 (General Purpose) Output Pin: <br> The function of this output pin depends upon whether or not theSTS-3/ STM-1 Telecom Bus Interface, associated with Channel 1 is enabled. <br> If STS-3/STM-1 Telecom Bus (Channel 1) has been enabled - STS-3/ STM-1 Receive Telecom Bus - Output Data bus Pin Number 0: STSRxD_D_1_0: <br> This output pin along with STS3RxD_D_1[7:1] function as the STS-3/ STM-1 Receive (Drop) Telecom Bus - Output Data Bus for Channel 1. The STS-3/STM-1 Telecom Bus Interface will update the data via this output upon the rising edge of STS3RxD_CLK_1. <br> Note: This input pin functions as the LSB (Least Significant Bit) of the Receive (Drop) Telecom Bus for Channel 1. <br> If STS-3/STM-1 Telecom Bus (Channel 1) is disabled - TXLEV_1 (General Purpose) output Pin: <br> This output pin can be used as a general purpose output pin. <br> The state of this output pin can be controlled by writing the appropriate value into Bit 2 (TxLEV) within the Line Interface Drive Register associated with Channel 1 (Indirect Address $=0 \times 2 \mathrm{E}, 0 \times 80$ ), (Direct Address $=$ $0 \times 2 \mathrm{~F} 80$ ). <br> Note: For Product Legacy purposes, this pin is called TxLEV_1 because one possible application is to tie this output pin to a TxLEV (Transmit Line Build-Out Disable) input pin from one of Exar's XRT73LOXIXRT75LOX DS3/E3/STS-1 LIU devices. However, this output pin, and the corresponding register bit can be used for any purpose. |
| E23 | STS3RxD_D_1_1 <br> ENCODIS_1 <br> RxSBData_1 | O | CMOS | Receive STS-3/STM-1 Telecom Bus - Channel 1 - Output Data Bus Pin Number 1/ENCODIS_1 (General Purpose) Output Pin: <br> The function of this output pin depends upon whether or not theSTS-3/ STM-1 Telecom Bus Interface, associated with Channel 1 is enabled. <br> If STS-3/STM-1 Telecom Bus (Channel 1) has been enabled - STS-3/ STM-1 Receive Telecom Bus - Output Data bus Pin Number 1: STSRxD_D_1_1: <br> This output pin along with STS3RxD_D_1[7:2] and STS3RxD_D_1_0 function as the STS-3/STM-1 Receive (Drop) Telecom Bus - Output Data Bus for Channel 1. The STS-3/STM-1 Telecom Bus Interface will update the data via this output upon the rising edge of STS3RxD_CLK_1. <br> If STS-3/STM-1 Telecom Bus (Channel 1) is disabled - ENCODIS_1 (General Purpose) output Pin: <br> This output pin can be used as a general purpose output pin. <br> The state of this output pin can be controlled by writing the appropriate value into Bit 3 (ENCODIS) within the Line Interface Drive Register associated with Channel 1 (Indirect Address $=0 \times 2 \mathrm{E}, 0 \times 80$ ), (Direct Address $=$ 0x2F80). <br> Note: For Product Legacy purposes, this pin is called ENCODIS_1 because one possible application is to tie this output pin to an ENCODIS (B3ZS/HDB3 Encoder Disable) input pin from one of Exar's XRT73LOX/XRT75LOX DS3/E3/STS-1 LIU devices. However, this output pin, and the corresponding register bit can be used for any purpose. |

## STS-3/STM-1 TELECOM BUS INTERFACE - RECEIVE DIRECTION

| Pin \# | Signal Name | 1/0 | Signal <br> TYPE | Description |
| :---: | :---: | :---: | :---: | :---: |
| F26 | ```STS3RxD_D_1_2 DS3/E3/ STS1_Data_OUT_ 1 RxSBData_2``` | O | CMOS | Receive STS-3/STM-1 Telecom Bus - Channel 1 - Output Data Bus Pin Number 2/DS3/E3 Framer or Transmit STS-1 TOH Processor block line interface output Pin - Channel 1 (DS3/E3/ <br> STS1_DATA_OUT_1): <br> The function of this output pin depends upon whether or not theSTS-3/ STM-1 Telecom Bus Interface, associated with Channel 1 is enabled. <br> If STS-3/STM-1 Telecom Bus (Channel 1) has been enabled - STS-3/ STM-1 Receive Telecom Bus - Output Data bus Pin Number 2: <br> STSRxD_D_1_2: <br> This output pin along with STS3RxD_D_1[7:3] and STS3RxD_D_1[1:0] function as the STS-3/STM-1 Receive (Drop) Telecom Bus - Output Data Bus for Channel 1. The STS-3/STM-1 Telecom Bus Interface will update the data via this output upon the rising edge of STS3RxD_CLK_1. <br> If STS-3/STM-1 Telecom Bus (Channel 1) is disabled - DS3/E3/ STS1_DATA_OUT Line Interface Data output Pin - Channel 1: <br> This pin outputs single-rail DS3, E3 or STS-1 data to a DS3/E3/STS-1 LIU IC. This output pin should be connected to the TPOS/TDATA input of the DS3/E3/STS-1 LIU IC (corresponding to Channel 1). By default, the data that is output via this output pin will be updated upon the rising edge of the DS3/E3/STS1_CLK_OUT_1 signal pin number G26. <br> For DS3/E3 Applications <br> The XRT94L43 can be configured to update this output signal upon the falling edge of the DS3/E3/STS1_CLK_1 signal by setting Bit 2 (DS3/E3/ STS1_CLK_OUT Invert), within the I/O Control Register - Channel 1 (Indirect Address = 0x2E, 0x01), (Direct Address $=0 \times 2 F 01$ ) to a " 1 ". <br> For STS-1 Applications <br> The XRT94L43 can not be configured to update the DS3/E3/ STS1_DATA_OUT_1 signal upon the falling edge of DS3/E3/ STS1_CLK_OUT_1. |

## STS-3/STM-1 TELECOM BUS INTERFACE - RECEIVE DIRECTION

| Pin \# | Signal Name | I/O | Signal <br> TyPE | Description |
| :---: | :---: | :---: | :---: | :---: |
| H26 | ```STS3RxD_D_1_3 DS3/E3/ STS1_Data_OUT_ 5 RxSBData_3``` | O | CMOS | Receive STS-3/STM-1 Telecom Bus - Channel 1 - Output Data Bus Pin Number 3/DS3/E3 Framer or Transmit STS-1 TOH Processor block line interface output Pin - Channel 5 (DS3/E3/ <br> STS1_DATA_OUT_5): <br> The function of this output pin depends upon whether or not theSTS-3/ STM-1 Telecom Bus Interface, associated with Channel 1 is enabled. <br> If STS-3/STM-1 Telecom Bus (Channel 1) has been enabled - STS-3/ STM-1 Receive Telecom Bus - Output Data bus Pin Number 3: <br> STSRxD_D_1_3: <br> This output pin along with STS3RxD_D_1[7:4] and STS3RxD_D_1[2:0] function as the STS-3/STM-1 Receive (Drop) Telecom Bus - Output Data Bus for Channel 1. The STS-3/STM-1 Telecom Bus Interface will update the data via this output upon the rising edge of STS3RxD_CLK_1. <br> If STS-3/STM-1 Telecom Bus (Channel 1) is disabled - DS3/E3/ STS1_DATA_OUT Line Interface Data output Pin - Channel 5. <br> This pin outputs single-rail DS3, E3 or STS-1 data to a DS3/E3/STS-1 LIU IC. This output pin should be connected to the TPOS/TDATA input of the DS3/E3/STS-1 LIU IC (corresponding to Channel 5). By default, the data that is output via this output pin will be updated upon the rising edge of the DS3/E3/STS1_CLK_OUT_5 signal pin number F25. <br> For DS3/E3 Applications <br> The XRT94L43 can be configured to update this output signal upon the falling edge of the DS3/E3/STS1_CLK_5 signal by setting Bit 2 (DS3/E3/ STS1_CLK_OUT Invert), within the I/O Control Register - Channel 5 (Indirect Address = 0x6E, 0x01), (Direct Address $=0 \times 6 F 01$ ) to a "1". <br> For STS-1 Applications <br> The XRT94L43 can not be configured to update the DS3/E3/ STS1_DATA_OUT_5 signal upon the falling edge of DS3/E3/ STS1_CLK_OUT_5. |

## STS-3/STM-1 TELECOM BUS INTERFACE - RECEIVE DIRECTION

| PIN \# | Signal Name | 1/0 | Signal <br> Type | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| J26 | ```STS3RxD_D_1_4 DS3/E3/ STS1_Data_OUT_ 9 RxSBData_4``` | 0 | CMOS | Receive STS-3/STM-1 Telecom Bus - Channel 1 - Output Data Bus Pin Number 4/DS3/E3 Framer or Transmit STS-1 TOH Processor block line interface output Pin - Channel 9 (DS3/E3) <br> STS1_DATA_OUT_9): <br> The function of this output pin depends upon whether or not theSTS-3/ STM-1 Telecom Bus Interface, associated with Channel 1 is enabled. <br> If STS-3/STM-1 Telecom Bus (Channel 1) has been enabled - STS-3/ STM-1 Receive Telecom Bus - Output Data bus Pin Number 4: <br> STSRxD_D_1_4: <br> This output pin along with STS3RxD_D_1[7:5] and STS3RxD_D_1[3:0] function as the STS-3/STM-1 Receive (Drop) Telecom Bus - Output Data Bus for Channel 1. The STS-3/STM-1 Telecom Bus Interface will update the data via this output upon the rising edge of STS3RxD_CLK_1. <br> If STS-3/STM-1 Telecom Bus (Channel 1) is disabled - DS3/E3/ STS1_DATA_OUT Line Interface Data output Pin - Channel 9. <br> This pin outputs single-rail DS3, E3 or STS-1 data to a DS3/E3/STS-1 LIU IC. This output pin should be connected to the TPOS/TDATA input of the DS3/E3/STS-1 LIU IC (corresponding to Channel 9). By default, the data that is being output via this output pin will be updated upon the rising edge of the DS3/E3/STS-1_CLK_OUT_9 signal pin number H25. <br> For DS3/E3 Applications <br> The XRT94L43 can be configured to update the DS3/E3/STS1_DATA_9 output signal upon the falling edge of the DS3/E3/STS1_CLK_9 signal by setting Bit 2 (DS3/E3/STS1_CLK_OUT Invert), within the I/O Control Register - Channel 9 (Indirect Address = 0xAE, 0x01), (Direct Address = 0xAF01) to a "1". <br> For STS-1 Applications <br> The XRT94L43 can not be configured to update the DS3/E3/ STS1_DATA_OUT_9 signal upon the falling edge of DS3/E3/ STS1_CLK_OUT_9. |

## STS-3/STM-1 TELECOM BUS INTERFACE - RECEIVE DIRECTION

| Pin \# | Signal Name | 1/0 | Signal <br> TYPE | Description |
| :---: | :---: | :---: | :---: | :---: |
| G26 | $\begin{aligned} & \text { STS3RxD_D_1_5 } \\ & \text { DS3/E3/ } \\ & \text { STS1_Clk_OUT_1 } \\ & \text { RxSBData_5 } \end{aligned}$ | O | CMOS | Receive STS-3/STM-1 Telecom Bus - Channel 1 - Output Data Bus Pin Number 5/DS3/E3 Framer or Transmit STS-1 TOH Processor block line interface clock output Pin - Channel 1: (DS3/E3/ <br> STS1_CLK_OUT_1): <br> The function of this output pin depends upon whether or not theSTS-3/ STM-1 Telecom Bus Interface, associated with Channel 1 is enabled. <br> If STS-3/STM-1 Telecom Bus (Channel 1) has been enabled - STS-3/ STM-1 Receive Telecom Bus - Output Data bus Pin Number 5: <br> STSRxD_D_1_5: <br> This output pin along with STS3RxD_D_1[7:6] and STS3RxD_D_1[4:0] function as the STS-3/STM-1 Receive (Drop) Telecom Bus - Output Data Bus for Channel 1. The STS-3/STM-1 Telecom Bus Interface will update the data via this output upon the rising edge of STS3RxD_CLK_1. <br> If STS-3/STM-1 Telecom Bus (Channel 1) is disabled - DS3/E3/ STS1_CLK_OUT Line Interface Clock output Pin - Channel 1: <br> This pin outputs a DS3, E3 or STS-1 rate clock signal to a DS3/E3/STS-1 LIU IC. This output pin should be connected to the TxCLK input of the DS3/E3/STS-1 LIU IC (corresponding to Channel 1). <br> By default, the data, which is being output via the DS3/E3/ <br> STS1_DATA_OUT_1 output pin will be updated upon the rising edge of this clock output signal. <br> For DS3/E3 Applications <br> The XRT94L43 can be configured to update the DS3/E3/STS1_DATA_1 output signal upon the falling edge of the DS3/E3/STS1_CLK_1 signal by setting Bit 0 (DS3/E3/STS1_CLK_OUT Invert), within the I/O Control Register - Channel 1 (Indirect Address = 0x2E, 0x01), (Direct Address = 0x2F01) to a "1". <br> For STS-1 Applications <br> The XRT94L43 can not be configured to update the DS3/E3/ STS1_DATA_OUT_1 signal upon the falling edge of DS3/E3/ STS1_CLK_1. |

## STS-3/STM-1 TELECOM BUS INTERFACE - RECEIVE DIRECTION

| Pin \# | Signal Name | 1/0 | Signal <br> TYPE | Description |
| :---: | :---: | :---: | :---: | :---: |
| F25 | $\begin{aligned} & \text { STS3RxD_D_1_6 } \\ & \text { DS3/E3/ } \\ & \text { STS1_Clk_OUT_5 } \\ & \text { RxSBData_6 } \end{aligned}$ | O | CMOS | Receive STS-3/STM-1 Telecom Bus - Channel 1 - Output Data Bus Pin Number 6/DS3/E3 Framer or Transmit STS-1 TOH Processor block line interface clock output Pin - Channel 5: (DS3/E3/ <br> STS1_CLK_OUT_5): <br> The function of this output pin depends upon whether or not theSTS-3/ STM-1 Telecom Bus Interface, associated with Channel 1 is enabled. <br> If STS-3/STM-1 Telecom Bus (Channel 1) has been enabled - STS-3/ STM-1 Receive Telecom Bus - Output Data bus Pin Number 6: STSRxD_D_1_6: <br> This output pin along with STS3RxD_D_1_7 and STS3RxD_D_1[5:0] function as the STS-3/STM-1 Receive (Drop) Telecom Bus - Output Data Bus for Channel 1. The STS-3/STM-1 Telecom Bus Interface will update the data via this output upon the rising edge of STS3RxD_CLK_1. <br> If STS-3/STM-1 Telecom Bus (Channel 1) is disabled - DS3/E3/ STS1_CLK_OUT Line Interface Clock output Pin - Channel 5: <br> This pin outputs a DS3, E3 or STS-1 rate clock signal to a DS3/E3/STS-1 LIU IC. This output pin should be connected to the TxCLK input of the DS3/E3/STS-1 LIU IC (corresponding to Channel 5). <br> By default, the data, which is being output via the DS3/E3/ <br> STS1_DATA_OUT_5 output pin will be updated upon the rising edge of this clock output signal. <br> For DS3/E3 Applications <br> The XRT94L43 can be configured to update the DS3/E3/STS1_DATA_5 output signal upon the falling edge of the DS3/E3/STS1_CLK_5 signal by setting Bit 0 (DS3/E3/STS1_CLK_OUT Invert), within the I/O Control Register - Channel 5 (Indirect Address = 0x6E, 0x01), (Direct Address = $0 \times 6 F 01$ ) to a "1". <br> For STS-1 Applications <br> The XRT94L43 can not be configured to update the DS3/E3/ STS1_DATA_OUT_5 signal upon the falling edge of DS3/E3/ STS1_CLK 5. |

## STS-3/STM-1 TELECOM BUS INTERFACE - RECEIVE DIRECTION

| PIN \# | Signal Name | I/O | Signal <br> TYPE | Description |
| :---: | :---: | :---: | :---: | :---: |
| H25 | $\begin{aligned} & \text { STS3RxD_D_1_7 } \\ & \text { DS3/E3/ } \\ & \text { STS1_Clk_OUT_9 } \\ & \text { RxSBData_7 } \end{aligned}$ | O | CMOS | Receive STS-3/STM-1 Telecom Bus - Channel 1 - Output Data Bus Pin Number 7IDS3/E3 Framer or Transmit STS-1 TOH Processor block line interface clock output Pin - Channel 9: (DS3/E3/ <br> STS1_CLK_OUT_9): <br> The function of this output pin depends upon whether or not theSTS-3/ STM-1 Telecom Bus Interface, associated with Channel 1 is enabled. <br> If STS-3/STM-1 Telecom Bus (Channel 1) has been enabled - STS-3/ STM-1 Receive Telecom Bus - Output Data bus Pin Number 7: <br> STSRxD_D_1_7: <br> This output pin along with STS3RxD_D_1[6:0] function as the STS-3/ STM-1 Receive (Drop) Telecom Bus - Output Data Bus for Channel 1. The STS-3/STM-1 Telecom Bus Interface will update the data via this output upon the rising edge of STS3RxD_CLK_1. <br> Note: This output pin functions as the MSB (Most Significant Bit) for the STS-3/STM-1 Receive (Drop) Telecom Bus Interface - Output Data Bus (Channel 1). <br> If STS-3/STM-1 Telecom Bus (Channel 1) is disabled - DS3/E3/ STS1_CLK_OUT Line Interface Clock output Pin - Channel 9: <br> This pin outputs a DS3, E3 or STS-1 rate clock signal to a DS3/E3/STS-1 LIU IC. This output pin should be connected to the TxCLK input of the DS3/E3/STS-1 LIU IC (corresponding to Channel 9). <br> By default, the data, which is being output via the DS3/E3/ <br> STS1_DATA_OUT_9 output pin will be updated upon the rising edge of this clock output pin. <br> For DS3/E3 Applications <br> The XRT94L43 can be configured to update the DS3/E3/STS1_DATA_9 output signal upon the falling edge of the DS3/E3/STS1_CLK_9 signal by setting Bit 0 (DS3/E3/STS1_CLK_OUT Invert), within the I/O Control Register - Channel 9 (Indirect Address = 0xAE, 0x01), (Direct Address = 0xAF01) to a "1". <br> For STS-1 Applications <br> The XRT94L43 can not be configured to update the DS3/E3/ STS1_DATA_OUT_9 signal upon the falling edge of DS3/E3/ STS1_CLK_9. |

## STS-3/STM-1 TELECOM BUS INTERFACE - RECEIVE DIRECTION

| Pin \# | Signal Name | 1/O | Signal <br> TyPE | Description |
| :---: | :---: | :---: | :---: | :---: |
| Y24 | $\begin{aligned} & \text { STS3RxD_D_2_0 } \\ & \text { TxLEV_2 } \\ & \text { RxSBData_0 } \end{aligned}$ | O | CMOS | Receive STS-3/STM-1 Telecom Bus - Channel 2 - Output Data Bus Pin Number 0/TxLEV_2 (General Purpose) Output Pin: <br> The function of this output pin depends upon whether or not theSTS-3/ STM-1 Telecom Bus Interface, associated with Channel 2 is enabled. <br> If STS-3/STM-1 Telecom Bus (Channel 2) has been enabled - STS-3/ STM-1 Receive Telecom Bus - Output Data bus Pin Number 0: STSRxD_D_2_0: <br> This output pin along with STS3RxD_D_2[7:1] function as the STS-3/ STM-1 Receive (Drop) Telecom Bus - Output Data Bus for Channel 2. The STS-3/STM-1 Telecom Bus Interface will update the data via this output upon the rising edge of STS3RxD_CLK_2. <br> Nоте: This input pin functions as the LSB (Least Significant Bit) of the Receive (Drop) Telecom Bus for Channel 2. <br> If STS-3/STM-1 Telecom Bus (Channel 2) is disabled - TXLEV_2 (General Purpose) output Pin: <br> This output pin can be used as a general purpose output pin. <br> The state of this output pin can be controlled by writing the appropriate value into Bit 2 (TxLEV) within the Line Interface Drive Register associated with Channel 2 (Indirect Address = 0x3E, 0x80), (Direct Address = 0x3F80). <br> Nоте: For Product Legacy purposes, this pin is called TxLEV_2 because one possible application is to tie this output pin to a TxLEV (Transmit Line Build-Out Disable) input pin from one of Exar's XRT73LOX/XRT75LOX DS3/E3/STS-1 LIU devices. However, this output pin, and the corresponding register bit can be used for any purpose. |
| Y23 | ```STS3RxD_D_2_1 ENCODIS_2 RxSBData_1``` | 0 | CMOS | Receive STS-3/STM-1 Telecom Bus - Channel 2 - Output Data Bus Pin Number 1/ENCODIS_2 (General Purpose) Output Pin: <br> The function of this output pin depends upon whether or not theSTS-3/ STM-1 Telecom Bus Interface, associated with Channel 2 is enabled. <br> If STS-3/STM-1 Telecom Bus (Channel 2) has been enabled - STS-3/ STM-1 Receive Telecom Bus - Output Data bus Pin Number 1: STSRxD_D_2_1: <br> This output pin along with STS3RxD_D_2[7:2] and STS3RxD_D_2_0 function as the STS-3/STM-1 Receive (Drop) Telecom Bus - Output Data Bus for Channel 2. The STS-3/STM-1 Telecom Bus Interface will update the data via this output upon the rising edge of STS3RxD_CLK_2. <br> If STS-3/STM-1 Telecom Bus (Channel 2) is disabled - ENCODIS_2 (General Purpose) output Pin: <br> This output pin can be used as a general purpose output pin. <br> The state of this output pin can be controlled by writing the appropriate value into Bit 3 (ENCODIS) within the Line Interface Drive Register associated with Channel 2 (Indirect Address = 0x3E, 0x80), (Direct Address = 0x3F80). <br> Note: For Product Legacy purposes, this pin is called ENCODIS_2 because one possible application is to tie this output pin to an ENCODIS (B3ZS/HDB3 Encoder Disable) input pin from one of Exar's XRT73LOX/XRT75LOX DS3/E3/STS-1 LIU devices. However, this output pin, and the corresponding register bit can be used for any purpose. |

## STS-3/STM-1 TELECOM BUS INTERFACE - RECEIVE DIRECTION

| PIN \# | Signal Name | 1/0 | Signal <br> TYPE | Description |
| :---: | :---: | :---: | :---: | :---: |
| W24 | ```STS3RxD_D_2_2 DS3/E3/ STS1_Data_OUT_ 2 RxSBData_2``` | O | CMOS | Receive STS-3/STM-1 Telecom Bus - Channel 2 - Output Data Bus Pin Number 2/DS3/E3 Framer or Transmit STS-1 TOH Processor block line interface output Pin - Channel 1 (DS3/E3/ <br> STS1_DATA_OUT_2): <br> The function of this output pin depends upon whether or not theSTS-3/ STM-1 Telecom Bus Interface, associated with Channel 2 is enabled. <br> If STS-3/STM-1 Telecom Bus (Channel 2) has been enabled - STS-3/ STM-1 Receive Telecom Bus - Output Data bus Pin Number 2: <br> STSRxD_D_2_2: <br> This output pin along with STS3RxD_D_2[7:3] and STS3RxD_D_2[1:0] function as the STS-3/STM-1 Receive (Drop) Telecom Bus - Output Data Bus for Channel 2. The STS-3/STM-1 Telecom Bus Interface will update the data via this output upon the rising edge of STS3RxD_CLK_2. <br> If STS-3/STM-1 Telecom Bus (Channel 2) is disabled - DS3/E3/ STS1_DATA_OUT Line Interface Data output Pin - Channel 2. <br> This pin outputs single-rail DS3, E3 or STS-1 data to a DS3/E3/STS-1 LIU IC. This output pin should be connected to the TPOS/TDATA input of the DS3/E3/STS-1 LIU IC (corresponding to Channel 2). By default, the data that is output via this output pin will be updated upon the rising edge of the DS3/E3/STS1_CLK_OUT_2 signal pin number AC25. <br> For DS3/E3 Applications <br> For DS3/E3 Applications the XRT94L43 can be configured to update this output signal upon the falling edge of the DS3/E3/STS1_CLK_2 signal by setting Bit 2 (DS3/E3/STS1_CLK_OUT Invert), within the I/O Control Register - Channel 2 (Indirect Address = 0x3E, 0x01), (Direct Address = $0 \times 3 F 01$ ) to a "1". <br> For STS-1 Applications <br> The XRT94L43 can not be configured to update the DS3/E3/ STS1_DATA_OUT_2 signal upon the falling edge of DS3/E3/ STS1_CLK_OUT_2. |

XRT94L43
Experience Our Connectivity.

## STS-3/STM-1 TELECOM BUS INTERFACE - RECEIVE DIRECTION

| PIN \# | Signal Name | I/O | Signal <br> TYPE | Description |
| :---: | :---: | :---: | :---: | :---: |
| AC24 | ```STS3RxD_D_2_3 DS3/E3/ STS1_Data_OUT_ 6 RxSBData_3``` | O | CMOS | Receive STS-3/STM-1 Telecom Bus - Channel 2 - Output Data Bus Pin Number 3/DS3/E3 Framer or Transmit STS-1 TOH Processor block line interface output Pin - Channel 6 (DS3/E3/ STS1_DATA_OUT_6): <br> The function of this output pin depends upon whether or not theSTS-3/ STM-1 Telecom Bus Interface, associated with Channel 2 is enabled. <br> If STS-3ISTM-1 Telecom Bus (Channel 2) has been enabled - STS-3/ STM-1 Receive Telecom Bus - Output Data bus Pin Number 3: <br> STSRxD_D_2_3: <br> This output pin along with STS3RxD_D_2[7:4] and STS3RxD_D_2[2:0] function as the STS-3/STM-1 Receive (Drop) Telecom Bus - Output Data Bus for Channel 2. The STS-3/STM-1 Telecom Bus Interface will update the data via this output upon the rising edge of STS3RxD_CLK_2. <br> If STS-3/STM-1 Telecom Bus (Channel 2) is disabled - DS3/E3/ STS1_DATA_OUT Line Interface Data output Pin - Channel 6. <br> This pin outputs single-rail DS3, E3 or STS-1 data to a DS3/E3/STS-1 LIU IC. This output pin should be connected to the TPOS/TDATA input of the DS3/E3/STS-1 LIU IC (corresponding to Channel 6). By default, the data that is output via this pin will be updated upon the rising edge of the DS3/E3/STS1_CLK_OUT_6 signal pin number AA22. <br> For DS3/E3 Applications <br> The XRT94L43 can be configured to update this output signal upon the falling edge of the DS3/E3/STS1_CLK_6 signal by setting Bit 2 (DS3/E3/ STS1_CLK_OUT Invert), within the I/O Control Register - Channel 6 (Indirect Address $=0 \times 7 \mathrm{E}, 0 \times 01$ ), (Direct Address $=0 \times 7$ F01) to a "1". <br> For STS-1 Applications <br> The XRT94L43 can not be configured to update the DS3/E3/ STS1_DATA_OUT_6 signal upon the falling edge of DS3/E3/ STS1_CLK_OUT_6. |

## STS-3/STM-1 TELECOM BUS INTERFACE - RECEIVE DIRECTION

$\left.\begin{array}{|l|l|l|l|l|}\hline \text { PIN \# } & \text { SIGNAL NAME } & \text { I/O } & \begin{array}{l}\text { SIGNAL } \\ \text { TYPE }\end{array} & \begin{array}{l}\text { DESCRIPTION }\end{array} \\ \hline \text { AC21 } & \begin{array}{l}\text { STS3RxD_D_2_4 } \\ \text { DS3/E3/ } \\ \text { STS1_Clk_OUT_10 } \\ \text { RxSBData_4 }\end{array} & \text { O } & \text { CMOS } & \begin{array}{l}\text { Receive STS-3/STM-1 Telecom Bus - Channel 2 - Output Data Bus } \\ \text { Pin Number 4/DS3/E3 Framer or Transmit STS-1 TOH Processor } \\ \text { block line interface output Pin - Channel 10 (DS3/E3/ } \\ \text { STS1_DATA_OUT_10): } \\ \text { The function of this output pin depends upon whether or not theSTS-3/ } \\ \text { STM-1 Telecom Bus Interface, associated with Channel 2 is enabled. } \\ \text { If STS-3/STM-1 Telecom Bus (Channel 2) has been enabled - STS-3/ } \\ \text { STM-1 Receive Telecom Bus - Output Data bus Pin Number 4: } \\ \text { STSRxD_D_2_4: } \\ \text { This output pin along with STS3RxD_D_2[7:5] and STS3RxD_D_2[3:0] } \\ \text { function as the STS-3/STM-1 Receive (Drop) Telecom Bus - Output Data } \\ \text { Bus for Channel 2. The STS-3/STM-1 Telecom Bus Interface will update } \\ \text { the data via this output upon the rising edge of STS3RxD_CLK_2. } \\ \text { If STS-3/STM-1 Telecom Bus (Channel 2) is disabled - DS3/E3/ } \\ \text { STS1_DATA_OUT Line Interface Data output Pin - Channel 10. }\end{array} \\ \text { This pin outputs single-rail DS3, E3 or STS-1 data to a DS3/E3/STS-1 } \\ \text { LIU IC. This output pin should be connected to the TPOS/TDATA input of } \\ \text { the DS3/E3/STS-1 LIU IC (corresponding to Channel 10). By default, the } \\ \text { data that is being output via the DS3/E3/STS1_DATA_OUT_10 output pin } \\ \text { will be updated upon the rising edge of this output clock signal. } \\ \text { For DS3/E3 Applications }\end{array}\right\}$

## STS-3/STM-1 TELECOM BUS INTERFACE - RECEIVE DIRECTION

| PIN \# | Signal Name | I/O | SigNAL <br> TYPE | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| AC25 | $\begin{aligned} & \text { STS3RxD_D_2_5 } \\ & \text { DS3/E3/ } \\ & \text { STS1_Clk_OUT_2 } \\ & \text { RxSBData_5 } \end{aligned}$ | O | CMOS | Receive STS-3/STM-1 Telecom Bus - Channel 2 - Output Data Bus Pin Number 5/DS3/E3 Framer or Transmit STS-1 TOH Processor block line interface clock output Pin - Channel 2: (DS3/E3/ STS1_CLK_OUT_2): <br> The function of this output pin depends upon whether or not theSTS-3/ STM-1 Telecom Bus Interface, associated with Channel 2 is enabled. <br> If STS-3/STM-1 Telecom Bus (Channel 2) has been enabled - STS-3/ STM-1 Receive Telecom Bus - Output Data bus Pin Number 5: <br> STSRxD_D_2_5: <br> This output pin along with STS3RxD_D_2[7:6] and STS3RxD_D_2[4:0] function as the STS-3/STM-1 Receive (Drop) Telecom Bus - Output Data Bus for Channel 2. The STS-3/STM-1 Telecom Bus Interface will update the data via this output upon the rising edge of STS3RxD_CLK_2. <br> If STS-3/STM-1 Telecom Bus (Channel 2) is disabled - DS3/E3/ STS1_CLK_OUT Line Interface Clock output Pin - Channel 2: <br> This pin outputs a DS3, E3 or STS-1 rate clock signal to a DS3/E3/STS-1 LIU IC. This output pin should be connected to the TxCLK input of the DS3/E3/STS-1 LIU IC (corresponding to Channel 2). <br> By default, the data, which is being output via the DS3/E3/ <br> STS1_DATA_OUT_2 output pin will be updated upon the rising edge of this output clock signal. <br> For DS3/E3 Applications <br> The XRT94L43 can be configured to update the DS3/E3/STS1_DATA_2 output signal upon the falling edge of the DS3/E3/STS1_CLK_2 signal by setting Bit 0 (DS3/E3/STS1_CLK_OUT Invert), within the I/O Control Register - Channel 2 (Indirect Address = 0x3E, 0x01), (Direct Address = 0x3F01) to a "1". <br> For STS-1 Applications <br> The XRT94L43 can not be configured to update the DS3/E3/ STS1_DATA_OUT_2 signal upon the falling edge of DS3/E3/ STS1_CLK_2. |

## STS-3/STM-1 TELECOM BUS INTERFACE - RECEIVE DIRECTION

| Pin \# | Signal Name | 1/0 | Signal <br> Type | Description |
| :---: | :---: | :---: | :---: | :---: |
| AA22 | $\begin{aligned} & \text { STS3RxD_D_2_6 } \\ & \text { DS3/E3/ } \\ & \text { STS1_Clk_OUT_6 } \\ & \text { RxSBData_6 } \end{aligned}$ | O | CMOS | Receive STS-3/STM-1 Telecom Bus - Channel 2 - Output Data Bus Pin Number 6/DS3IE3 Framer or Transmit STS-1 TOH Processor block line interface clock output Pin - Channel 6: (DS3/E3I <br> STS1_CLK_OUT_6): <br> The function of this output pin depends upon whether or not theSTS-3/ STM-1 Telecom Bus Interface, associated with Channel 2 is enabled. <br> If STS-3/STM-1 Telecom Bus (Channel 2) has been enabled - STS-3/ STM-1 Receive Telecom Bus - Output Data bus Pin Number 6: <br> STSRxD_D_2_6: <br> This output pin along with STS3RxD_D_2_7 and STS3RxD_D_2[5:0] function as the STS-3/STM-1 Receive (Drop) Telecom Bus - Output Data Bus for Channel 2. The STS-3/STM-1 Telecom Bus Interface will update the data via this output upon the rising edge of STS3RxD_CLK_2. <br> If STS-3/STM-1 Telecom Bus (Channel 2) is disabled - DS3/E3/ STS1_CLK_OUT Line Interface Clock output Pin - Channel 6: <br> This pin outputs a DS3, E3 or STS-1 rate clock signal to a DS3/E3/STS-1 LIU IC. This output pin should be connected to the TxCLK input of the DS3/E3/STS-1 LIU IC (corresponding to Channel 6). <br> By default, the data, which is being output via the DS3/E3/ <br> STS1_DATA_OUT_6 output pin will be updated upon the rising edge of this output clock signal. <br> For DS3/E3 Applications <br> The XRT94L43 can be configured to update the DS3/E3/STS1_DATA_6 output signal upon the falling edge of the DS3/E3/STS1_CLK_6 signal by setting Bit 0 (DS3/E3/STS1_CLK_OUT Invert), within the I/O Control Register - Channel 6 (Indirect Address = 0x7E, 0x01), (Direct Address = 0x7F01) to a "1". <br> For STS-1 Applications <br> The XRT94L43 can not be configured to update the DS3/E3/ STS1_DATA_OUT_6 signal upon the falling edge of DS3/E3/ STS1_CLK_6. |

XRT94L43
Experience Our Connectivity.
REV. 1.0.2
SONET/SDH OC-12 TO 12XDS3/E3 MAPPER

## STS-3/STM-1 TELECOM BUS INTERFACE - RECEIVE DIRECTION

| PIN \# | Signal Name | I/O | SigNAL <br> TYPE | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| AE23 | $\begin{aligned} & \text { STS3RxD_D_2_7 } \\ & \text { DS3/E3/ } \\ & \text { STS1_Clk_OUT_10 } \\ & \text { RxSBData_7 } \end{aligned}$ | O | CMOS | Receive STS-3/STM-1 Telecom Bus - Channel 2 - Output Data Bus Pin Number 7IDS3/E3 Framer or Transmit STS-1 TOH Processor block line interface clock output Pin - Channel 10: (DS3/E3/ STS1_CLK_OUT_10): <br> The function of this output pin depends upon whether or not theSTS-3/ STM-1 Telecom Bus Interface, associated with Channel 2 is enabled. <br> If STS-3/STM-1 Telecom Bus (Channel 2) has been enabled - STS-3/ STM-1 Receive Telecom Bus - Output Data bus Pin Number 7: STSRxD_D_2_7: <br> This output pin along with STS3RxD_D_2[6:0] function as the STS-3/ STM-1 Receive (Drop) Telecom Bus - Output Data Bus for Channel 2. The STS-3/STM-1 Telecom Bus Interface will update the data via this output upon the rising edge of STS3RxD_CLK_2. <br> Note: This output pin functions as the MSB (Most Significant Bit) for the STS-3/STM-1 Receive (Drop) Telecom Bus Interface - Output Data Bus (Channel 2). <br> If STS-3/STM-1 Telecom Bus (Channel 2) is disabled - DS3/E3/ STS1_CLK_OUT Line Interface Clock output Pin - Channel 10: <br> This pin outputs a DS3, E3 or STS-1 rate clock signal to a DS3/E3/STS-1 LIU IC. This output pin should be connected to the TxCLK input of the DS3/E3/STS-1 LIU IC (corresponding to Channel 10). <br> By default, the data, which is being output via the DS3/E3/ <br> STS1_DATA_OUT_10 output pin will be updated upon the rising edge of this output clock signal. <br> For DS3/E3 Applications <br> The XRT94L43 can be configured to update the DS3/E3/STS1_DATA_10 output signal upon the falling edge of the DS3/E3/STS1_CLK_10 signal by setting Bit 0 (DS3/E3/STS1_CLK_OUT Invert), within the I/O Control Register - Channel 10 (Indirect Address = 0xBE, 0x01), (Direct Address = $0 x B F 01$ ) to a "1". <br> For STS-1 Applications <br> The XRT94L43 can not be configured to update the DS3/E3/ <br> STS1_DATA_OUT_10 signal upon the falling edge of DS3/E3/ <br> STS1_CLK_10. |

## STS-3/STM-1 TELECOM BUS INTERFACE - RECEIVE DIRECTION

| PIN \# | Signal Name | 1/0 | Signal <br> TyPE | Description |
| :---: | :---: | :---: | :---: | :---: |
| AE21 | $\begin{aligned} & \text { STS3RxD_D_3_0 } \\ & \text { TxLEV_3 } \\ & \text { RxSBData_0 } \end{aligned}$ | O | CMOS | Receive STS-3/STM-1 Telecom Bus - Channel 3 - Output Data Bus Pin Number 0/TxLEV_3 (General Purpose) Output Pin: <br> The function of this output pin depends upon whether or not theSTS-3/ STM-1 Telecom Bus Interface, associated with Channel 3 is enabled. <br> If STS-3ISTM-1 Telecom Bus (Channel 3) has been enabled - STS-3/ STM-1 Receive Telecom Bus - Output Data bus Pin Number 0: <br> STSRxD_D_3_0: <br> This output pin along with STS3RxD_D_3[7:1] function as the STS-3/ STM-1 Receive (Drop) Telecom Bus - Output Data Bus for Channel 3. The STS-3/STM-1 Telecom Bus Interface will update the data via this output upon the rising edge of STS3RxD_CLK_3. <br> Note: This input pin functions as the LSB (Least Significant Bit) of the Receive (Drop) Telecom Bus for Channel 3. <br> If STS-3/STM-1 Telecom Bus (Channel 3) is disabled - TXLEV_3 (General Purpose) output Pin: <br> This output pin can be used as a general purpose output pin. <br> The state of this output pin can be controlled by writing the appropriate value into Bit 2 (TxLEV) within the Line Interface Drive Register associated with Channel 3 (Indirect Address $=0 \times 4 \mathrm{E}, 0 \times 80$ ), (Direct Address $=$ 0x4F80). <br> Note: For Product Legacy purposes, this pin is called TxLEV_3 because one possible application is to tie this output pin to a TxLEV (Transmit Line Build-Out Disable) input pin from one of Exar's XRT73LOX/XRT75LOX DS3/E3/STS-1 LIU devices. However, this output pin, and the corresponding register bit can be used for any purpose. |
| AC19 | STS3RxD_D_3_1 <br> ENCODIS_3 <br> RxSBData_1 | 0 | CMOS | Receive STS-3/STM-1 Telecom Bus - Channel 3 - Output Data Bus Pin Number 1/ENCODIS_3 (General Purpose) Output Pin: <br> The function of this output pin depends upon whether or not theSTS-3/ STM-1 Telecom Bus Interface, associated with Channel 3 is enabled. <br> If STS-3ISTM-1 Telecom Bus (Channel 3) has been enabled - STS-3/ STM-1 Receive Telecom Bus - Output Data bus Pin Number 1: STSRxD_D_3_1: <br> This output pin along with STS3RxD_D_3[7:2] and STS3RxD_D_3_0 function as the STS-3/STM-1 Receive (Drop) Telecom Bus - Output Data Bus for Channel 3. The STS-3/STM-1 Telecom Bus Interface will update the data via this output upon the rising edge of STS3RxD_CLK_3. <br> If STS-3/STM-1 Telecom Bus (Channel 3) is disabled - ENCODIS_3 (General Purpose) output Pin: <br> This output pin can be used as a general purpose output pin. <br> The state of this output pin can be controlled by writing the appropriate value into Bit 3 (ENCODIS) within the Line Interface Drive Register associated with Channel 3 (Indirect Address $=0 \times 4 E, 0 \times 80$ ), (Direct Address $=$ 0x4F80). <br> Nоте: For Product Legacy purposes, this pin is called ENCODIS_3 because one possible application is to tie this output pin to an ENCODIS (B3ZS/HDB3 Encoder Disable) input pin from one of Exar's XRT73LOXIXRT75LOX DS3/E3/STS-1 LIU devices. However, this output pin, and the corresponding register bit can be used for any purpose. |

## STS-3/STM-1 TELECOM BUS INTERFACE - RECEIVE DIRECTION

| Pin \# | Signal Name | 1/0 | Signal <br> TYPE | Description |
| :---: | :---: | :---: | :---: | :---: |
| AB21 | ```STS3RxD_D_3_2 DS3/E3/ STS1_Data_OUT_ 3 RxSBData_2``` | O | CMOS | Receive STS-3/STM-1 Telecom Bus - Channel 3 - Output Data Bus Pin Number 2/DS3/E3 Framer or Transmit STS-1 TOH Processor block line interface output Pin - Channel 3 (DS3/E3/ STS1_DATA_OUT_3): <br> The function of this output pin depends upon whether or not theSTS-3/ STM-1 Telecom Bus Interface, associated with Channel 3 is enabled. <br> If STS-3ISTM-1 Telecom Bus (Channel 3) has been enabled - STS-3/ STM-1 Receive Telecom Bus - Output Data bus Pin Number 2: <br> STSRxD_D_3_2: <br> This output pin along with STS3RxD_D_3[7:3] and STS3RxD_D_3[1:0] function as the STS-3/STM-1 Receive (Drop) Telecom Bus - Output Data Bus for Channel 3. The STS-3/STM-1 Telecom Bus Interface will update the data via this output upon the rising edge of STS3RxD_CLK_3. <br> If STS-3/STM-1 Telecom Bus (Channel 3) is disabled - DS3/E3/ STS1_DATA_OUT Line Interface Data output Pin - Channel 3. <br> This pin outputs single-rail DS3, E3 or STS-1 data to a DS3/E3/STS-1 LIU IC. This output pin should be connected to the TPOS/TDATA input of the DS3/E3/STS-1 LIU IC (corresponding to Channel 3). By default, the data that is output via this pin will be updated upon the rising edge of the DS3/E3/STS1_CLK_OUT_3 signal pin number AB20. <br> For DS3/E3 Applications <br> The XRT94L43 can be configured to update this output signal upon the falling edge of the DS3/E3/STS1_CLK_3 signal by setting Bit 2 (DS3/E3/ STS1_CLK_OUT Invert), within the I/O Control Register - Channel 3 (Indirect Address $=0 \times 4 \mathrm{E}, 0 \times 01$ ), (Direct Address $=0 \times 4 F 01$ ) to a "1". <br> For STS-1 Applications <br> The XRT94L43 can not be configured to update the DS3/E3/ STS1_DATA_OUT_3 signal upon the falling edge of DS3/E3/ STS1_CLK_OUT_3. |

## STS-3/STM-1 TELECOM BUS INTERFACE - RECEIVE DIRECTION

| Pin \# | Signal Name | I/O | Signal <br> TyPE | Description |
| :---: | :---: | :---: | :---: | :---: |
| AE18 | ```STS3RxD_D_3_3 DS3/E3/ STS1_Data_OUT_ 7 RxSBData_3``` | O | CMOS | Receive STS-3/STM-1 Telecom Bus - Channel 3 - Output Data Bus Pin Number 3/DS3/E3 Framer or Transmit STS-1 TOH Processor block line interface output Pin - Channel 7 (DS3/E3/ STS1_DATA_OUT_7): <br> The function of this output pin depends upon whether or not theSTS-3/ STM-1 Telecom Bus Interface, associated with Channel 3 is enabled. <br> If STS-3ISTM-1 Telecom Bus (Channel 3) has been enabled - STS-3/ STM-1 Receive Telecom Bus - Output Data bus Pin Number 3: <br> STSRxD_D_3_3: <br> This output pin along with STS3RxD_D_3[7:4] and STS3RxD_D_3[2:0] function as the STS-3/STM-1 Receive (Drop) Telecom Bus - Output Data Bus for Channel 3. The STS-3/STM-1 Telecom Bus Interface will update the data via this output upon the rising edge of STS3RxD_CLK_3. <br> If STS-3/STM-1 Telecom Bus (Channel 3) is disabled - DS3/E3/ STS1_DATA_OUT Line Interface Data output Pin - Channel 6. <br> This pin outputs single-rail DS3, E3 or STS-1 data to a DS3/E3/STS-1 LIU IC. This output pin should be connected to the TPOS/TDATA input of the DS3/E3/STS-1 LIU IC (corresponding to Channel 7). By default, the data that is output via this pin will be updated upon the rising edge of the DS3/E3/STS1_CLK_OUT_7 signal pin number AD19. <br> For DS3/E3 Applications <br> The XRT94L43 can be configured to update this output signal upon the falling edge of the DS3/E3/STS1_CLK_7 signal by setting Bit 2 (DS3/E3/ STS1_CLK_OUT Invert), within the I/O Control Register - Channel 7 (Indirect Address $=0 \times 8 \mathrm{E}, 0 \times 01$ ), (Direct Address $=0 \times 8 \mathrm{~F} 01$ ) to a "1". <br> For STS-1 Applications <br> The XRT94L43 can not be configured to update the DS3/E3/ STS1_DATA_OUT_7 signal upon the falling edge of DS3/E3/ STS1_CLK_OUT_7. |

XRT94L43
Experience Our Connectivity.

## STS-3/STM-1 TELECOM BUS INTERFACE - RECEIVE DIRECTION

| PIn \# | Signal Name | I/O | Signal TYPE | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| AE15 | $\begin{aligned} & \text { STS3RxD_D_3_4 } \\ & \text { DS3/E3/ } \\ & \text { STS1_Data_OUT_ } \\ & 11 \\ & \text { RxSBData_4 } \end{aligned}$ | O | CMOS | Receive STS-3/STM-1 Telecom Bus - Channel 3 - Output Data Bus Pin Number 4/DS3/E3 Framer or Transmit STS-1 TOH Processor block line interface output Pin - Channel 11 (DS3/E3I <br> STS1_DATA_OUT_11): <br> The function of this output pin depends upon whether or not theSTS-3/ STM-1 Telecom Bus Interface, associated with Channel 3 is enabled. <br> If STS-3/STM-1 Telecom Bus (Channel 3) has been enabled - STS-3/ STM-1 Receive Telecom Bus - Output Data bus Pin Number 4: <br> STSRxD_D_3_4: <br> This output pin along with STS3RxD_D_3[7:5] and STS3RxD_D_3[3:0] function as the STS-3/STM-1 Receive (Drop) Telecom Bus - Output Data Bus for Channel 3. The STS-3/STM-1 Telecom Bus Interface will update the data via this output upon the rising edge of STS3RxD_CLK_3. <br> If STS-3/STM-1 Telecom Bus (Channel 3) is disabled - DS3/E3/ STS1_DATA_OUT Line Interface Data output Pin - Channel 1. <br> This pin outputs single-rail DS3, E3 or STS-1 data to a DS3/E3/STS-1 LIU IC. This output pin should be connected to the TPOS/TDATA input of the DS3/E3/STS-1 LIU IC (corresponding to Channel 11). By default, the data that is being output via this output pin will be updated upon the rising edge of the DS3/E3/STS-1_CLK_OUT_11 signal pin number AB15. <br> For DS3/E3 Applications <br> The XRT94L43 can be configured to update the DS3/E3/STS1_DATA_11 output signal upon the falling edge of the DS3/E3/STS1_CLK_11 signal by setting Bit 2 (DS3/E3/STS1_CLK_OUT Invert), within the I/O Control Register - Channel 11 (Indirect Address = 0xCE, 0x01), (Direct Address = 0xCF01) to a "1". <br> For STS-1 Applications <br> The XRT94L43 can not be configured to update the DS3/E3/ STS1_DATA_OUT_11 signal upon the falling edge of DS3/E3/ STS1_CLK_OUT_11. |

## STS-3/STM-1 TELECOM BUS INTERFACE - RECEIVE DIRECTION

| Pin \# | Signal Name | I/O | Signal <br> TYPE | Description |
| :---: | :---: | :---: | :---: | :---: |
| AB20 | $\begin{aligned} & \text { STS3RxD_D_3_5 } \\ & \text { DS3/E3/ } \\ & \text { STS1_Clk_OUT_3 } \\ & \text { RxSBData_5 } \end{aligned}$ | O | CMOS | Receive STS-3/STM-1 Telecom Bus - Channel 3 - Output Data Bus Pin Number 5/DS3/E3 Framer or Transmit STS-1 TOH Processor block line interface clock output Pin - Channel 3: (DS3/E3/ <br> STS1_CLK_OUT_3): <br> The function of this output pin depends upon whether or not theSTS-3/ STM-1 Telecom Bus Interface, associated with Channel 3 is enabled. <br> If STS-3/STM-1 Telecom Bus (Channel 3) has been enabled - STS-3/ STM-1 Receive Telecom Bus - Output Data bus Pin Number 5: <br> STSRxD_D_3_5: <br> This output pin along with STS3RxD_D_3[7:6] and STS3RxD_D_3[4:0] function as the STS-3/STM-1 Receive (Drop) Telecom Bus - Output Data Bus for Channel 3. The STS-3/STM-1 Telecom Bus Interface will update the data via this output upon the rising edge of STS3RxD_CLK_3. <br> If STS-3/STM-1 Telecom Bus (Channel 3) is disabled - DS3/E3/ STS1_CLK_OUT Line Interface Clock output Pin - Channel 3: <br> This pin outputs a DS3, E3 or STS-1 rate clock signal to a DS3/E3/STS-1 LIU IC. This output pin should be connected to the TxCLK input of the DS3/E3/STS-1 LIU IC (corresponding to Channel 3). <br> By default, the data, which is being output via the DS3/E3/ <br> STS1_DATA_OUT_3 output pin will be updated upon the rising edge of this output pin. <br> For DS3/E3 Applications <br> The XRT94L43 can be configured to update the DS3/E3/STS1_DATA_3 output signal upon the falling edge of the DS3/E3/STS1_CLK_3 signal by setting Bit 0 (DS3/E3/STS1_CLK_OUT Invert), within the I/O Control Register - Channel 3 (Indirect Address = 0x4E, 0x01), (Direct Address = $0 \times 4 F 01$ ) to a " 1 ". <br> For STS-1 Applications <br> The XRT94L43 can not be configured to update the DS3/E3/ STS1_DATA_OUT_3 signal upon the falling edge of DS3/E3/ STS1_CLK 3. |

## STS-3/STM-1 TELECOM BUS INTERFACE - RECEIVE DIRECTION

| PIN \# | Signal Name | I/O | SigNAL <br> TYPE | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| AD19 | $\begin{aligned} & \text { STS3RxD_D_3_6 } \\ & \text { DS3/E3/ } \\ & \text { STS1_Clk_OUT_7 } \\ & \text { RxSBData_6 } \end{aligned}$ | O | CMOS | Receive STS-3/STM-1 Telecom Bus - Channel 3 - Output Data Bus Pin Number 6/DS3/E3 Framer or Transmit STS-1 TOH Processor block line interface clock output Pin - Channel 7: (DS3/E3/ STS1_CLK_OUT_7): <br> The function of this output pin depends upon whether or not theSTS-3/ STM-1 Telecom Bus Interface, associated with Channel 3 is enabled. <br> If STS-3/STM-1 Telecom Bus (Channel 3) has been enabled - STS-3/ STM-1 Receive Telecom Bus - Output Data bus Pin Number 6: STSRxD_D_3_6: <br> This output pin along with STS3RxD_D_3_7 and STS3RxD_D_3[5:0] function as the STS-3/STM-1 Receive (Drop) Telecom Bus - Output Data Bus for Channel 3. The STS-3/STM-1 Telecom Bus Interface will update the data via this output upon the rising edge of STS3RxD_CLK_3. <br> If STS-3/STM-1 Telecom Bus (Channel 3) is disabled - DS3/E3/ STS1_CLK_OUT Line Interface Clock output Pin - Channel 7: <br> This pin outputs a DS3, E3 or STS-1 rate clock signal to a DS3/E3/STS-1 LIU IC. This output pin should be connected to the TxCLK input of the DS3/E3/STS-1 LIU IC (corresponding to Channel 7). <br> By default, the data, which is being output via the DS3/E3/ <br> STS1_DATA_OUT_7 output pin will be updated upon the rising edge of this output pin. <br> For DS3/E3 Applications <br> The XRT94L43 can be configured to update the DS3/E3/STS1_DATA_6 output signal upon the falling edge of the DS3/E3/STS1_CLK_7 signal by setting Bit 0 (DS3/E3/STS1_CLK_OUT Invert), within the I/O Control Register - Channel 7 (Indirect Address = 0x8E, 0x01), (Direct Address = 0x8F01) to a "1". <br> For STS-1 Applications <br> The XRT94L43 can not be configured to update the DS3/E3/ STS1_DATA_OUT_7 signal upon the falling edge of DS3/E3/ STS1_CLK_7. |

## STS-3/STM-1 TELECOM BUS INTERFACE - RECEIVE DIRECTION

| PIN \# | Signal Name | I/O | Signal <br> TYPE | Description |
| :---: | :---: | :---: | :---: | :---: |
| AB15 | ```STS3RxD_D_3_7 DS3/E3/ STS1_Clk_OUT_11 RxSBData_7``` | 0 | CMOS | Receive STS-3/STM-1 Telecom Bus - Channel 3 - Output Data Bus Pin Number 7IDS3/E3 Framer or Transmit STS-1 TOH Processor block line interface clock output Pin - Channel 11: (DS3/E3/ STS1_CLK_OUT_11): <br> The function of this output pin depends upon whether or not theSTS-3/ STM-1 Telecom Bus Interface, associated with Channel 3 is enabled. <br> If STS-3/STM-1 Telecom Bus (Channel 3) has been enabled - STS-3/ STM-1 Receive Telecom Bus - Output Data bus Pin Number 7: <br> STSRxD_D_3_7: <br> This output pin along with STS3RxD_D_3[6:0] function as the STS-3/ STM-1 Receive (Drop) Telecom Bus - Output Data Bus for Channel 3. The STS-3/STM-1 Telecom Bus Interface will update the data via this output upon the rising edge of STS3RxD_CLK_3. <br> Note: This output pin functions as the MSB (Most Significant Bit) for the STS-3/STM-1 Receive (Drop) Telecom Bus Interface - Output Data Bus (Channel 3). <br> If STS-3/STM-1 Telecom Bus (Channel 3) is disabled - DS3/E3/ STS1_CLK_OUT Line Interface Clock output Pin - Channel 11: <br> This pin outputs a DS3, E3 or STS-1 rate clock signal to a DS3/E3/STS-1 LIU IC. This output pin should be connected to the TxCLK input of the DS3/E3/STS-1 LIU IC (corresponding to Channel 11). <br> By default, the data, which is being output via the DS3/E3/ <br> STS1_DATA_OUT_11 output pin will be updated upon the rising edge of this clock output signal. <br> For DS3/E3 Applications <br> The XRT94L43 can be configured to update the DS3/E3/STS1_DATA_11 output signal upon the falling edge of the DS3/E3/STS1_CLK_11 signal by setting Bit 0 (DS3/E3/STS1_CLK_OUT Invert), within the I/O Control Register - Channel 11 (Indirect Address = 0xCE, 0x01), (Direct Address = 0xCF01) to a "1". <br> For STS-1 Applications <br> The XRT94L43 can not be configured to update the DS3/E3/ STS1_DATA_OUT_11 signal upon the falling edge of DS3/E3/ STS1_CLK_11. |

## RECEIVE TRANSPORT OVERHEAD INTERFACE

| Pin \# | Signal Name | 1/0 | Signal <br> Type | Description |
| :---: | :---: | :---: | :---: | :---: |
| Y5 | RxTOHClk | 0 | CMOS | Receive TOH Output Port - Clock Output: <br> This output pin, along with RxTOH, RxTOHValid and RxTOHFrame function as the Receive TOH Output Port: <br> The Receive TOH Output Port is used to obtain the value of the TOH Bytes, within the incoming STS-12/STM-4 signal. <br> This output pin provides a clock signal. <br> If the RxTOHValid output pin is "High", then the contents of the TOH bytes within the incoming STS-12 data-stream, will be serially output via the RxTOH output. This data will be updated upon the falling edge of this clock signal. Therefore, it is advisable to sample the data (at the RxTOH output pin) upon the rising edge of this clock output signal. |
| W5 | RxTOHValid | 0 | CMOS | Receive TOH Output Port - TOH Valid (or READY) indicator: <br> This output pin, along with RxTOH and RxTOHFrame function as the Receive TOH Output Port. <br> This output pin will toggle "High" whenever valid TOH data is being output via the RxTOH output pin. |
| V6 | RxTOH | 0 | CMOS | Receive TOH Output port - Output Pin: <br> This output pin, along with RxTOHCIk, RxTOHValid and RxTOHFrame function as the Receive TOH Output port. <br> All TOH data, that resides within the incoming STS-12 data-stream will be output via this output pin. <br> The RxTOHValid output pin will toggle "High", coincident with anytime a bit (from the Receive STS-12 TOH data) is being output via this output pin. The RxTOHFrame output pin will pulse "High" (for eight periods of RxTO$\mathrm{HClk})$ coincident to when the A 1 byte is being output via this output pin. Data, on this output pin, is updated upon the falling edge of RxTOHCl . |
| W6 | RxTOHFrame | 0 | CMOS | Receive TOH Output Port - STS-12/STM-4 Frame Indicator: <br> This output pin, along with the RxTOHClk, RxTOHValid and RxTOH output pins function as the Receive TOH Output port. <br> This output pin will pulse "High", for one period of RxTOHCIk, one RxTOHClk period prior to the very first TOH bit (of a given STS-12 frame) being output via the RxTOH output pin. |
| W2 | RxLDCCVAL | 0 | CMOS | Receive - Line DCC Output Port - DCC Value Indicator Output Pin: <br> This output pin, along with the RxTOHClk and the RxLDCC output pins function as the Receive Line DCC output port of the XRT94L43. <br> This output pin pulses "High" coincident to when the Receive Line DCC output port outputs a DCC bit via the RxLDCC output pin. <br> This output pin is updated upon the falling edge of RxTOHClk. <br> The Line DCC HDLC Controller circuitry that is interfaced to this output pin, the RxLDCC and the RxTOHClk pins is suppose to do the following. <br> 1. It should continuously sample and monitor the state of this output pin upon the rising edge of RxTOHClk. <br> 2. Anytime the Line DCC HDLC circuitry samples this output pin being "High", it should sample and latch the data on the RxLDCC output pin (as a valid Line DCC bit) into the Line DCC HDLC circuitry. |

## RECEIVE TRANSPORT OVERHEAD INTERFACE

| PIN \# | Signal Name | 1/O | SignAL TYPE | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| W3 | RxLDCC | O | CMOS | Receive - Line DCC Output Port - Output Pin: <br> This output pin, along with RxLDCCVAL and the RxTOHClk output pins function as the Receive Line DCC output port of the XRT94L43. <br> This pin outputs the contents of the Line DCC (e.g., the D4, D5, D6, D7, D8, D9, D10, D11 and D12 bytes), within the incoming STS-12 datastream. The Receive Line DCC Output port will assert the RxLDCCVAL output pin, in order to indicate that the data, residing on the RxLDCC output pin is a valid Line DCC byte. The Receive Line DCC output port will update the RxLDCCVAL and the RxLDCC output pins upon the falling edge of the RxTOHClk output pin. The Line DCC HDLC circuitry that is interfaced to this output pin, the RxLDCCVAL and the RxTOHClk pins is suppose to do the following. <br> 1. It should continuously sample and monitor the state of the RxLDCCVAL output pin upon the rising edge of RxTOHClk. <br> 2. Anytime the Line DCC HDLC circuitry samples the RxLDCCVAL output pin "High", it should sample and latch the contents of this output pin (as a valid Line DCC bit) into the Line DCC HDLC circuitry. |
| Y1 | RxE1F1E2FP | O | CMOS | Receive - Order-Wire Output Port - Frame Boundary Indicator: <br> This output pin, along with RxE1F1E2, RxE1F1E2Val and the RxTOHClk output pins function as the Receive Order-Wire Output port of the XRT94L43. <br> This output pin pulses "High" (for one period of RxTOHClk) coincident to when the very first bit (of the E1 byte) is being output via the RxE1F1E2 output pin. |
| Y2 | RxE1F1E2 | O | CMOS | Receive - Order-Wire Output Port - Output Pin: <br> This output pin, along with RxE1F1E2Val, RxE1F1F2FP, and the RxTOHClk output pins function as the Receive Order-Wire Output Port of the XRT94L43. <br> This pin outputs the contents of the Order-Wire bytes (e.g., the E1, F1 and E2 bytes) within the incoming STS-12 data-stream. <br> The Receive Order-Wire Output port will pulse the RxE1F1E2FP output pin "High" (for one period of RxTOHClk) coincident to when the very first bit (of the E1 byte) is being output via the RxE1F1E2 output pin. Additionally, the Receive Order-Wire Output port will also assert the RxE1F1E2Val output pin, in order to indicate that the data, residing on the RxE1F1E2 output pin is a valid Order-Wire byte. <br> The Receive Order-Wire output port will update the RxE1F1E2Val, the RxE1F1E2FP and the RxE1F1E2 output pins upon the falling edge of the RxTOHClk output pin. <br> The Receive Order-Wire circuitry that is interfaced to this output pin, and the RxE1F1E2Val, the RxE1F1E2 and the RxTOHClk pins is suppose to do the following; <br> 1. It should continuously sample and monitor the state of the RxE1F1E2Val and RxE1F1E2FP output pins upon the rising edge of RxTOHClk. <br> 2. Anytime the Order-wire circuitry samples the RxE1F1E2Val and RxE1F1E2FP output pins "High", it should begin to sample and latch the contents of this output pin (as a valid Order-Wire bit) into the Order-Wire circuitry. <br> 3. The Order-Wire circuitry should continue to sample and latch the contents of the output pin until the RxE1F2E2Val output pin is sampled "Low". |

RECEIVE TRANSPORT OVERHEAD INTERFACE

| PIN \# | SIGNAL NAME | I/O | SIGNAL <br> TYPE | CMESCRIPTION |
| :--- | :--- | :--- | :--- | :--- |
| AB5 | RxSDCC | O |  | CMOS |

RECEIVE TRANSPORT OVERHEAD INTERFACE

| Pin \# | Signal Name | I/O | Signal <br> TyPE | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} \text { B8 } \\ \text { B4 } \\ \text { AA3 } \\ \text { AE3 } \\ \text { C6 } \\ \text { A1 } \\ \text { AB3 } \\ \text { AE4 } \\ \text { C5 } \\ \text { B7 } \\ \text { AC3 } \\ \text { AF3 } \\ \text { A8 } \\ \text { A3 } \\ \text { Y3 } \\ \text { AD3 } \end{gathered}$ | RxPOH_0 <br> RxPOH_1 <br> RxPOH_2 <br> RxPOH_3 <br> RxPOH_4 <br> RxPOH_5 <br> RxPOH_6 <br> RxPOH_7 <br> RxPOH_8 <br> RxPOH_9 <br> RxPOH_10 <br> RxPOH_11 <br> RxPOH_12 <br> RxPOH_13 <br> RxPOH_14 <br> RxPOH_15 | O | CMOS | Receive SONET POH Processor Block - Path Overhead Output Port Output Pin: <br> These output pins, along with the RxPOHClk_n, RxPOHFrame_n and RxPOHValid_n function as the Receive SONET POH Processor block POH Output port. <br> These pins serially output the POH data that have been received by each of the Receive SONET POH Processor blocks (via the incoming STS-12 data-stream). Each bit, within the POH bytes is updated (via these output pins) upon the falling edge of RxPOHClk_n. As a consequence, external circuitry receiving this data, should sample this data upon the rising edge of RxPOHClk_n. |
| B9 <br> B5 <br> AA4 <br> AA8 <br> B6 <br> C4 <br> AB4 <br> AE5 <br> E7 <br> A5 <br> AC4 <br> AB8 <br> A9 <br> D6 <br> Y4 <br> AD4 | RxPOHClk_0 <br> RxPOHClk_1 <br> RxPOHClk_2 <br> RxPOHClk_3 <br> RxPOHClk_4 <br> RxPOHClk_5 <br> RxPOHClk_6 <br> RxPOHClk_7 <br> RxPOHClk_8 <br> RxPOHClk_9 <br> RxPOHCIk_10 <br> RxPOHClk_11 <br> RxPOHClk_12 <br> RxPOHClk_13 <br> RxPOHClk_14 <br> RxPOHClk 15 | O | CMOS | Receive SONET POH Processor Block - Path Overhead Output Port Clock Output Signal: <br> These output pins, along with RxPOH_n, RxPOHFrame_n and RxPOHValid_n function as the Receive SONET POH Processor block POH Output Port. <br> These output pins function as the Clock Output signals for the Receive SONET POH Processor block - POH Output Port. The RxPOH_n, RxPOHFrame_n and RxPOHValid_n output pins are updated upon the falling edge of this clock signal. As a consequence, the external circuitry should sample these signals upon the rising edge of this clock signal. |

## RECEIVE TRANSPORT OVERHEAD INTERFACE

| Pin \# | SigNAL NamE | I/O | Signal <br> Type | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} \text { B3 } \\ \text { C3 } \\ \text { AB1 } \\ \text { AF1 } \\ \text { D4 } \\ \text { F7 } \\ \text { AC1 } \\ \text { AC5 } \\ \text { F5 } \\ \text { C7 } \\ \text { AD1 } \\ \text { AD5 } \\ \text { F8 } \\ \text { E4 } \\ \text { AA1 } \\ \text { AE1 } \end{gathered}$ | RxPOHFrame_0 <br> RxPOHFrame_1 <br> RxPOHFrame_2 <br> RxPOHFrame_3 <br> RxPOHFrame_4 <br> RxPOHFrame_5 <br> RxPOHFrame_6 <br> RxPOHFrame_7 <br> RxPOHFrame_8 <br> RxPOHFrame_9 <br> RxPOHFrame_10 <br> RxPOHFrame_11 <br> RxPOHFrame_12 <br> RxPOHFrame_13 <br> RxPOHFrame_14 <br> RxPOHFrame_15 | O | CMOS | Receive SONET POH Processor Block - Path Overhead Output Port - <br> Frame Boundary Indicator: <br> These output pins, along with the RxPOH_n, RxPOHClk_n and RxPOHValid_n output pins function as the Receive SONET POH Processor Block - Path Overhead Output Port. <br> These output pins will pulse "High" coincident with the very first POH byte (J1), of a given STS-1 frame, is being output via the corresponding RxPOH_n output pin. |

RECEIVE TRANSPORT OVERHEAD INTERFACE

| Pin \# | Signal Name | I/O | Signal <br> TyPE | Description |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} \hline \text { E6 } \\ \text { D3 } \\ \text { AB2 } \\ \text { AF2 } \\ \text { D5 } \\ \text { A4 } \\ \text { AC2 } \\ \text { AC6 } \\ \text { A2 } \\ \text { C9 } \\ \text { AD2 } \\ \text { AC7 } \\ \text { C8 } \\ \text { E5 } \\ \text { AA2 } \\ \text { AE2 } \end{gathered}$ | RxPOHValid_0 <br> RxPOHValid_1 <br> RxPOHValid_2 <br> RxPOHValid_3 <br> RxPOHValid_4 <br> RxPOHValid_5 <br> RxPOHValid_6 <br> RxPOHValid_7 <br> RxPOHValid_8 <br> RxPOHValid_9 <br> RxPOHValid_10 <br> RxPOHValid_11 <br> RxPOHValid_12 <br> RxPOHValid_13 <br> RxPOHValid_14 <br> RxPOHValid_15 | O | cMOS | Receive SONET POH Processor Block - Path Overhead Output Port Valid POH Data Indicator: <br> These output pins, along with RxPOH_n, RxPOHCIk_n and RxPOHFrame_n function as the Receive SONET POH Processor block Path Overhead Output port. <br> These output pins will toggle "High" coincident with when valid POH data is being output via the RxPOH_n output pins. This output is updated upon the falling edge of RxPOHClk_n. Hence, external circuitry should sample these signals upon rising edge of RxPOHClk _n. |
| AA7 | LOF <br> 8kHz_OUT | O | CMOS | Receive STS-12 LOF (Loss of Frame) Indicator/8kHz Clock Output: <br> The function of this output pin depends upon whether or not the 8 kHz Clock Generation feature has been enabled. <br> 8kHZ Clock Generation Feature - not enabled (Normal Mode) - The STS-12 Loss of Frame Indicator Output: <br> This output pin indicates whether or not the Receive STS-12 TOH Processor block (within the device) is declaring the LOF condition. <br> "Low" - Indicates that the Receive STS-12 TOH Processor block is NOT currently declaring the LOF condition. <br> "High" - Indicates that the Receive STS-12 TOH Processor block is currently declaring the LOF condition. <br> 8kHz Clock Generation Feature - Enabled - 8kHz Clock Output: <br> If this feature is enabled, the XRT94L43 will be configured to derive and generate 8 kHz clock output signals, from a particular STS-1 signal that is being received via one of the 12 Receive STS-1 TOH/POH Processor blocks. |

GENERAL PURPOSE INPUT/OUTPUT

| PIN \# | SIGNAL NAME | I/O | SIGNAL <br> TYPE | G19 <br> ExIL_O_0 <br> SSE_CLK |
| :--- | :--- | :--- | :--- | :--- |

GENERAL PURPOSE INPUT/OUTPUT

| PIn \# | Signal Name | I/O | Signal <br> TYPE | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| D22 | $\begin{aligned} & \text { GPIO_1 } \\ & \text { ExtLOS_1 } \\ & \text { SSI_CLK } \end{aligned}$ | I/O | TTL/ CMOS | General Purpose Input/Output Pin or External LOS Input Pin/SlowSpeed Interface - Ingress - Clock I/O: <br> The function of this input pin depends on whether or not Channel 1 of the DS3/E3 Framer Block is enabled, or whether or not the Slow Speed Interface is enabled. <br> GPIO_1 (DS3/E3 Framer Block - Channel 1 is disabled). <br> If the DS3/E3 Framer Block is disabled, then this pin will function as a General Purpose Input/Output pin. <br> This input pin can be configured to function as either an input or output pin by writing the appropriate value into Bit 1 (GPIO_DIR_1), within the Operation General Purpose Input/Output Direction Register - 0 (Indirect Address $=0 \times 00,0 \times 4 B)$, (Direct Address $=0 \times 014 \mathrm{~B}$ ). <br> When configured as an input pin, the state of this pin can be monitored by reading the state of Bit 1 (GPIO_1) within the Operation General Purpose Input/Output Register - Byte 0 (Indirect Address = 0x00, 047). <br> When configured as an output pin, the state of this pin can be controlled by writing the appropriate value into Bit 1 (GPIO_1) within the Operation General Purpose Input/Output Register - Byte 0 (Indirect Address = 0x00, 0x47), (Direct Address = 0x0147). <br> ExtLOS_1 (DS3/E3 Framer Block - Channel 1 is enabled), SlowSpeed Interface is Disabled). <br> If the DS3/E3 Framer Block is enabled, then this pin will function as the External LOS Input pin for Channel 1. This input pin is intended to be connected to an LOS output pin of a DS3/E3 LIU IC. <br> If this input pin is pulled "High", then the corresponding DS3/E3 Framer block will automatically declare an LOS condition. <br> SSI_CLK (Slow-Speed Interface - Ingress Port is enabled): <br> If the Slow-Speed Interface -Ingress (SSI) Port is enabled, then this pin will function as either the SSI_CLK output pin or the SSI_CLK input pin. If the user configures the SSI port to operate in the "Insert" Mode, then the SSI port will be configured to replace any "user-selected" Ingress DS3/E3 or STS-1 data-stream (within the XRT94L43) with the data that is applied to the SSI_POS and SSI_NEG input pins. More specifically, in the "Insert" Mode, this pin will function as the "SSI_CLK" input pin. In this case, the SSI port will sample and latch the contents of the SSI_POS and SSI_NEG input pins upon the falling edge of this input clock signal. <br> If the user configures the SSI port to operate in the "Extract" Mode, then the SSI port will output any "user-selected" Ingress DS3/E3 or STS-1 signal (within the XRT94L43) via this output port. More specifically, in the "Extract Mode", this pin will function as the SSI_CLK output pin. In this case, the SSI port will output the data (via the SSI_POS and SSI_NEG output pins) upon the rising edge of this output clock signal. |

GENERAL PURPOSE INPUT/OUTPUT

| PIN \# | SIGNAL NAME | I/O | SIGNAL <br> TYPE | GPIO_2 <br> ExtLOS_2 <br> SSI_POS |
| :--- | :--- | :--- | :--- | :--- |

GENERAL PURPOSE INPUT/OUTPUT

| PIN \# | Signal Name | I/O | Signal <br> TYPE | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| AC22 | $\begin{aligned} & \text { GPIO_3 } \\ & \text { ExtLOS_3 } \\ & \text { SSE_NEG } \end{aligned}$ | I/O | TTL/ CMOS | General Purpose Input/Output Pin or External LOS Input Pin/SlowSpeed Interface - Egress - Negative Data I/O: <br> The function of this input pin depends on whether or not Channel 3 of the DS3/E3 Framer Block is enabled, or wheter or not the Slow Speed Interface is enabled. <br> GPIO_3 (DS3/E3 Framer Block - Channel 3 is disabled). <br> If the DS3/E3 Framer Block is disabled, then this pin will function as a General Purpose Input/Output pin. <br> This input pin can be configured to function as either an input or output pin by writing the appropriate value into Bit 3 (GPIO_DIR_3), within the Operation General Purpose Input/Output Direction Register - 0 (Indirect Address $=0 \times 00,0 \times 4 B)$, (Direct Address $=0 \times 014 \mathrm{~B})$. <br> When configured as an input pin, the state of this pin can be monitored by reading the state of Bit 3 (GPIO_3) within the Operation General Purpose Input/Output Register - Byte 0 (Indirect Address = 0x00, 047), (Direct Address = 0x0147). <br> When configured as an output pin, the state of this pin can be controlled by writing the appropriate value into Bit 3 (GPIO_3) within the Operation General Purpose Input/Output Register - Byte 0 (Indirect Address = 0x00, 0x47), (Direct Address = 0x0147). <br> ExtLOS_3 (DS3/E3 Framer Block - Channel 3 is enabled, SlowSpeed Interface is Disabled). <br> If the DS3/E3 Framer Block is enabled, then this pin will function as the External LOS Input pin for Channel 3. This input pin is intended to be connected to an LOS output pin of a DS3/E3 LIU IC. <br> If this input pin is pulled "High", then the corresponding DS3/E3 Framer block will automatically declare an LOS condition. <br> SSE_NEG (Slow-Speed Interface - Egress Port is enabled): <br> If the Slow-Speed Interface - Egress (SSE) Port is enabled, then this pin will function as either the SSE_NEG output pin or the SSE_NEG input pin. <br> If the user configures the SSE port to operate in the "Insert" Mode, then the SSE port will be configured to replace any "user-selected" Egress DS3/E3 or STS-1 data-stream (within the XRT94L43) with the data that is applied to the SSE_POS and SSE_NEG input pins. More specifically, in the "Insert" Mode, this pin will function as the SSE_NEG input pin. In this case, the SSE port will sample and latch the contents of this input pin (along with SSE_POS, in a Dual-Rail Manner) upon the falling edge of the SSE_CLK input clock signal. <br> If the user configures the SSE port to operate in the "Extract" Mode, then the SSE port will output any "user-selected" Egress DS3/E3 or STS-1 signal (within the XRT94L43) via this output port. More specifically, in the "Extract Mode" this pin will function as the SSE_NEG output pin. In this case, the SSE port will output data via this pin, along with the SSE_POS output pin (in a Dual-Rail Manner) upon the rising edge of the SSE_CLK output signal |

## CLOCK INPUTS

| Pin \# | Signal Name | 1/0 | Signal <br> TYPE | Description |
| :---: | :---: | :---: | :---: | :---: |
| P23 | REFCLK34 | I | TTL | E3 Reference Clock Input for the Jitter Attenuator within the DS3/E3 Mapper Block: <br> Apply a signal with a frequency of $34.368 \pm 20$ ppm to this input pin. <br> This input pin functions as the timing reference for the DS3/E3/STS-1 Jitter Attenuator (within the DS3/E3 Mapper block) for E3 applications. |
| P24 | REFCLK51 | 1 | TTL | STS-1 Reference Clock Input for the Jitter Attenuator within the DS3/ E3 Mapper Block: <br> The user is expected to apply a signal with a frequency of $51.84 \mathrm{MHz} \pm 20 \mathrm{ppm}$ to this input pin. This input pin functions as the timing reference for the DS3/E3/STS-1 Jitter Attenuator (within the DS3/E3 Mapper block) for STS-1 applications. |
| P25 | REFCLK45 | I | TTL | DS3 Reference Clock Input for the Jitter Attenuator within the DS3/E3 Mapper Block: <br> Apply a signal with a frequency of $44.736 \pm 20$ ppm to this input pin. <br> This input pin functions as the timing reference for the DS3/E3/STS-1 Jitter Attenuator (within the DS3/E3 Mapper block) for DS3 applications. |

## BOUNDARY SCAN

| Pin \# | Signal Name | I/O | SignAL <br> TYPE | DESCRIPTion |
| :---: | :--- | :---: | :---: | :---: |
| B2 | TDO | O |  |  |
| C2 | TDI | I |  |  |
| B1 | TRST | I |  |  |
| G5 | TCK | I |  |  |
| H6 | TMS | I |  |  |

MISCELLANEOUS PINS

| Pin \# | Signal Name | I/O | Signal <br> TYPE | Description |
| :---: | :--- | :---: | :---: | :--- |
| L21 | Test Mode | I |  | Test Mode Input Pin: <br> Tie this input pin "Low" for normal operation. |

POWER SUPPLY PINS

| Pin \# | Signal Name | 1/O | Signal <br> TYPE | Description |
| :---: | :---: | :---: | :---: | :---: |
| $V D D=3.3 V$ |  |  |  |  |
| $\begin{aligned} & \text { N6 } \\ & \text { N5 } \\ & \text { P3 } \\ & \text { R3 } \end{aligned}$ | Analog VDD Pins (Transmitter) | - |  | Transmitter Analog Power Supply Voltage = 3.3V Nominal |
| P4 | Analog VDD Pins (PLL) |  |  | PLL Analog Power Supply Voltage = 3.3V Nominal |
| L1 | Analog VDD Pins (Receiver) |  |  | Receiver Analog Power Supply Voltage = 3.3V Nominal |
| $\begin{gathered} \text { U6 } \\ \text { R15 } \\ \text { R16 } \\ \text { P15 } \\ \text { P16 } \\ \text { N15 } \\ \text { N16 } \\ \text { M15 } \\ \text { M16 } \\ \text { L15 } \\ \text { L16 } \\ \text { AA10 } \\ \text { AA11 } \\ \text { AA9 } \\ \text { F10 } \\ \text { F11 } \\ \text { F9 } \end{gathered}$ | Digital VDD |  |  | Digital Power Supply Voltage $=3.3 \mathrm{~V}$ Nominal |
| VDD (2.5V) |  |  |  |  |
| $\begin{gathered} \mathrm{P} 6 \\ \text { M4 } \\ \text { N21 } \\ \text { N26 } \\ \text { P22 } \end{gathered}$ | Analog VDD Pins (PLL) |  |  | PLL Analog Power Supply Voltage = 2.5 V Nominal |
| R6 | Analog VDD Pins (Transmitter) |  |  | Transmitter Analog Power Supply Voltage = 2.5 V Nominal |

## POWER SUPPLY PINS

| PIN \# | SIGNAL NAME | I/O | SigNAL <br> TYPE | DESCRIPTION |
| :---: | :--- | :--- | :---: | :--- |
| L6 | Analog VDD Pins <br> (Receiver) |  |  | Receiver Analog Power Supply VoItage = 2.5 V Nominal |
| U21 | Digital VDD |  |  | Digital Power Supply Voltage = 2.5 V Nominal |
| R11 |  |  |  |  |
| R12 |  |  |  |  |
| P11 |  |  |  |  |
| P12 |  |  |  |  |
| N11 |  |  |  |  |
| N12 |  |  |  |  |
| M11 |  |  |  |  |
| M12 |  |  |  |  |
| L11 |  |  |  |  |
| L12 |  |  |  |  |
| K16 |  |  |  |  |
| F17 |  |  |  |  |
| F18 |  |  |  |  |
| AA16 |  |  |  |  |
| AA17 |  |  |  |  |

## GROUND



GROUND

| Pin \# | Signal Name | I/O | Signal <br> TYPE | DESCRIPTION |
| :---: | :--- | :---: | :---: | :--- |
| M26 | NC |  |  |  |
| T5 | NC |  |  |  |

Experience Our Connectivity.
XRT94L43
REV. 1.0.2
SONET/SDH OC-12 TO 12XDS3/E3 MAPPER
PIN DESCRIPTIONS - INDIRECT ADDRESSING

## MICROPROCESSOR INTERFACE

| Pin \# | Signal Name | 1/0 | Signal <br> TYPE | Description |
| :---: | :---: | :---: | :---: | :---: |
| U22 | PCLK | I | TTL | Microprocessor Interface Clock Input: <br> This clock input signal is used for synchronous/burst/DMA data transfer operations. This clock can be running up to 66 MHz . |
| $\begin{aligned} & \mathrm{L} 25 \\ & \mathrm{~L} 23 \\ & \mathrm{~L} 22 \end{aligned}$ | PTYPE_0 <br> PTYPE_1 <br> PTYPE_2 | I | TTL | Microprocessor Type Select input: <br> These three input pins are used to configure the Microprocessor Interface block to readily support a wide variety of Microprocessor Interfaces. The relationship between the settings of these input pins and the corresponding Microprocessor Interface configuration is presented below. <br> PTYPE[2:0] Microprocessor Interface Mode |
| V26 R24 P26 M24 T26 M22 M25 L26 | PADDR_0 <br> PADDR_1 <br> PADDR_2 <br> PADDR_3 <br> PADDR_4 <br> PADDR_5 <br> PADDR_6 <br> PADDR_7 | I | TTL | Address Bus Input pins (Microprocessor Interface): <br> These pins are used to select the on-chip Mapper/Framer registers and RAM space for READ and WRITE Operations with the Microprocessor. |
| T22 R22 U24 R21 W26 T25 R25 R26 | PDATA_0 <br> PDATA_1 <br> PDATA_2 <br> PDATA_3 <br> PDATA_4 <br> PDATA_5 <br> PDATA_6 <br> PDATA_7 | I/O | TTL | Bi-Directional Data Bus Pins (Microprocessor Interface): <br> These pins are used to drive and receive data over the bi-directional data bus. |
| Y26 | PWR_L | I | TTL | Write Strobe (Intel Mode): <br> If the Microprocessor Interface is configured to operate in the Intel Mode, then this active-low input pin functions as the WR (WRITE Strobe) input signal from the Microprocessor. Once this active-low signal is asserted, the Mapper/Framer will latch the contents of the bi-directional data (D[7:0]) into the addressed registers (or Buffer location) within the Mapper/Framer. <br> R/W Input Pin (Motorola Mode): <br> When the Microprocessor Interface Section is operating in the Motorola Mode, then this pin is functionally equivalent to the R/W pin. In the Motorola Mode, a READ operation occurs if this pin is at a logic 1 . Similarly a WRITE operation occurs if this pin is at a logic 0 . |

MICROPROCESSOR INTERFACE

| PIn \# | Signal Name | 1/O | Signal <br> TyPE | Description |
| :---: | :---: | :---: | :---: | :---: |
| T23 | PRD_L | 1 | TTL | READ Strobe (Intel Mode): <br> If the Microprocessor Interface is operating in the Intel Mode, then this input pin will function as the RD* (READ Strobe) input signal from the Microprocessor. Once this active-low signal is asserted, then the Mapper/Framer will place the contents of the addressed register (within the Mapper/Framer IC) on the Microprocessor Bi-directional Data Bus (D[7:0]). <br> When this signal is negated, the Data Bus will be tri-stated. <br> Data Strobe (Motorola Mode). <br> If the Microprocessor Interface is operating in the Motorola Mode, then this input will function as the DS* (Data Strobe) signal. |
| R23 | PAS_L | I | TTL | Address Latch Enable/Address Strobe: <br> This input pin is used to latch the address (present at the Microprocessor Interface Address Bus pins (A[6:0]) into the Mapper/Framer Microprocessor Interface block and to indicate the start of a READ or WRITE cycle. This input pin is active-High, in the Intel Mode and active-Low in the Motorola Mode. |
| V22 | PCS_L | I | TTL | Chip Select Input: <br> This active "Low" signal must be asserted in order to select the Microprocessor Interface for READ and WRITE operations between the Microprocessor and the Mapper/Framer on-chip registers and RAM locations. |
| Y25 | PRDY_L | 0 | CMOS | READY or DTACK: <br> This active-low output pin will function as the READY output when the Microprocessor Interface is configured to operate in the Intel Mode; and will function as the DTACK output, when the Microprocessor Interface is running in the Motorola Mode. <br> Intel Mode - READY output: <br> When the Mapper/Framer negates this output pin (e.g., toggles it "Low") it indicates (to the Microprocessor) that the current READ or WRITE operation is to be extended until this signal is asserted (e.g., toggled "High"). <br> Motorola Mode - DTACK (Data Transfer Acknowledge) Output: <br> The Mapper/Framer will assert this pin in order to inform the Microprocessor that the present READ or WRITE cycle is nearly complete. If the Mapper/Framer requires that the current READ or WRITE cycle be extended, then the Mapper/Framer will delay its assertion of this signal. The 68000 family of Microprocessors require this signal from its peripheral devices, in order to quickly and properly complete a READ or WRITE cycle. |
| T21 | PDBEN_L | I | TTL | Bi-directional Data Bus Enable Input Pin: <br> If the Microprocessor Interface is operating in the Intel-I960 Mode, then this input pin is used to enable the Bi-directional Data Bus. <br> Setting this input pin "Low" enables the Bi-directional Data bus. <br> Setting this input "High" tri-states the Bi-directional Data Bus. |

XRT94L43
Experience Our Connectivity.
REV. 1.0.2
SONET/SDH OC-12 TO 12XDS3/E3 MAPPER
MICROPROCESSOR INTERFACE

| PIN \# | SIGNAL NAME | I/O | SIGNAL <br> TYPE | DESCRIPTION |
| :---: | :--- | :---: | :---: | :--- |
| U25 | PBLAST_L | I | TTL | Last Burst Transfer Indicator input Pin: <br> If the Microprocessor Interface is operating in the Intel-I960 Mode, then this <br> input pin is used to indicate (to the Microprocessor Interface block) that the <br> current data transfer is the last data transfer within the current burst opera- <br> tion. <br> The Microprocessor should assert this input pin (by toggling it "Low") in <br> order to denote that the current READ or WRITE operation (within a <br> BURST operation) is the last operation of this BURST operation. |
| AC26 | PINT_L | O | CMOS | Interrupt Request Output: <br> This open-drain, active-low output signal will be asserted when the Mapper/ <br> Framer device is requesting interrupt service from the Microprocessor. This <br> output pin should typically be connected to the Interrupt Request input of <br> the Microprocessor. |
| L24 | RESET_L | I | TTL | Reset Input: <br> When this active-Low signal is asserted, the XRT94L43 will be asynchro- <br> nously reset. When this occurs, all outputs will be tri-stated and all on-chip <br> registers will be reset to their default values. |

## SONET/SDH SERIAL LINE INTERFACE PINS

| PIN \# | Signal Name | 1/0 | Signal <br> TYPE | Description |
| :---: | :---: | :---: | :---: | :---: |
| M5 | RXL_CLKL_P | I | LVPECL | Receive STS-12/STM-4 Clock - Positive Polarity PECL Input: <br> This input pin, along with RXL_CLKL_N functions as the Recovered Clock Input, from a System back-plane or an Optical Transceiver. The Receive STS-12/STM-4 Interface Block will sample the data, applied at the RXLDATA_P/RXLDATA_N input pins, upon the rising edge of this signal. <br> Note: For APS (Automatic Protection Switching) purposes, this input pin, along with RXL_CLKL_N functions as the Primary Receive Clock Input port. |
| L5 | RXL_CLKL_N | 1 | LVPECL | Receive STS-12/STM-4 Clock - Negative Polarity PECL Input: <br> This input pin, along with RXL_CLKL_P functions as the Recovered Clock Input, from a System back-plane or an Optical Transceiver. The Receiver STS-12/STM-4 Interface Block will sample the data applied at the RXLDATA_P/RXLDATA_N input pins, upon the falling edge of this signal. <br> Note: For APS (Automatic Protection Switching) purposes, this input pin, along with $R X L \_C L K L \_P$ functions as the Primary Receive Clock Input Port. |

## SONET/SDH SERIAL LINE INTERFACE PINS

| PIN \# | Signal Name | 1/O | SignAL TYPE | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| K2 | RXL_CLKL_R_P | I | LVPECL | Receive STS-12/STM-4 Clock - Positive Polarity PECL Input Redundant Port: <br> This input pin, along with RXL_CLKL_R_N functions as the Recovered Clock Input, from a System back-plane or an Optical Transceiver. The Receive STS-12/STM-4 Interface Block will sample the data, applied at the RXLDATA_P/RXLDATA_N input pins, upon the rising edge of this signal. <br> Nоте: For APS (Automatic Protection Switching) purposes, this input pin, along with $R X L \_C L K L \_R \_N$ functions as the Redundant Receive Clock Input Port. |
| K1 | RXL_CLKL_R_N | I | LVPECL | Receive STS-12ISTM-4 Clock - Negative Polarity PECL Input Redundant Port: <br> This input pin, along with RXL_CLKL_P functions as the Recovered Clock Input, from a System back-plane or an Optical Transceiver. The Receiver STS-12/STM-4 Interface Block will sample the data applied at the RXLDATA_P/RXLDATA_N input pins, upon the falling edge of this signal. <br> Nоте: For APS (Automatic Protection Switching) purposes, this input pin, along with RXL_CLKL_R_P functions as the Redundant Receive Clock Input Port. |
| K4 | RXL_DATA_P | I | LVPECL | Receive STS-12ISTM-4 Data - Positive Polarity PECL Input: <br> This input pin, along with RXL_DATA_N functions as the Recovered Data Input, from a System back-plane or an Optical Transceiver. The Receive STS-12/STM-4 Interface block will sample the data applied to these input pins, upon the rising edge of the RXL_CLKL_P (and the falling edge of the RXL_CLKL_N) signals. <br> Nоте: For APS (Automatic Protection Switching) purposes, this input pin, along with RXL_DATA_N functions as the Primary Receive Data Input Port. |
| L4 | RXL_DATA_N | I | LVPECL | Receive STS-12/STM-4 Data - Negative Polarity PECL Input: <br> This input pin, along with RXL_DATA_P functions as the Recovered Data Input, from a System back-plane or an Optical Transceiver. The Receive STS-12/STM-4 Interface block will sample the data applied to these input pins, upon the rising edge of the RXL_CLKL_P (and the falling edge of the RXL_CLKL_N) signals. <br> Nоте: For APS (Automatic Protection Switching) purposes, this input pin, along with RXL_DATA_P functions as the Primary Receive Data Input Port. |
| K3 | RXL_DATA_R_P | I | LVPECL | Receive STS-12/STM-4 Data - Positive Polarity PECL Input Redundant Port: <br> This input pin, along with RXL_DATA_R_N functions as the Recovered Data Input, from a System back-plane or an Optical Transceiver. The Receive STS-12/STM-4 Interface block will sample the data applied to these input pins, upon the rising edge of the RXL_CLKL_R_P (and the falling edge of the RXL_CLKL_R_N) signals. <br> Nоте: For APS (Automatic Protection Switching) purposes, this input pin, along with RXL_DATA_R_N functions as the Redundant Receive Data Input Port. |

XRT94L43
Experience Our Connectivity.
REV. 1.0.2
SONET/SDH SERIAL LINE INTERFACE PINS

| PIN \# | Signal Name | 1/0 | Signal <br> TYPE | Description |
| :---: | :---: | :---: | :---: | :---: |
| L3 | RXL_DATA_R_N | 1 | LVPECL | Receive STS-12/STM-4 Data - Negative Polarity PECL Input Redundant Port: <br> This input pin, along with RXL_DATA_R_P functions as the Recovered Data Input, from a System back-plane or an Optical Transceiver. The Receive STS-12/STM-4 Interface block will sample the data applied to these input pins, upon the rising edge of the RXL_CLKL_R_P (and the falling edge of the RXL_CLKL_R_N) signals. <br> Note: For APS (Automatic Protection Switching) purposes, this input pin, along with $R X L \_D A T A \_R \_N$ functions as the Redundant Receive Data Input Port. |
| T3 | TXL_CLKI_P | 1 | LVPECL | Transmit Reference Clock - Positive Polarity PECL Input: <br> This input pin, along with TxL_CLKI_N can be configured to function as the timing source for the STS-12/STM-4 Transmit Interface Block. <br> If these two input pins are configured to function as the timing source, then a 622.08 MHz clock signal must be applied to these input pins in the form of a PECL signal. These two inputs can be configured to function as the timing source by writing the appropriate data into the Interface Control Register - Byte 2 (Indirect Address $=0 \times 00,0 \times 31$ ), (Direct Address $=0 \times 0131$ ). |
| T4 | TXL_CLKI_N | 1 | LVPECL | Transmit Reference Clock - Negative Polarity PECL Input: <br> This input pin, along with TxL_CLKI_P can be configured to function as the timing source for the STS-12/STM-4 Transmit Interface Block. <br> If these two input pins are configured to function as the timing source, then a 622.08 MHz clock signal must be applied to these input pins in the form of a PECL signal. These two inputs can be configured to function as the timing source by writing the appropriate data into the Interface Control Register - Byte 2 (Indirect Address $=0 \times 00,0 \times 31)$, $($ Direct Address $=0 \times 0131)$. |
| N1 | TXL_DATA_P | O | LVPECL | Transmit STS-12/STM-4 Data - Positive Polarity PECL Output: <br> This output pin, along with TXL_DATA_N functions as the Transmit Data Output, to the System back-plane (for transmission to some other System board) or an Optical Transceiver (for transmission to remote terminal equipment). <br> For High-Speed Back-Plane Applications, it should noted that data is output from these output pins upon the rising/falling edge of TXL_CLKO_P/TXL_CLKO_N). <br> Note: For APS (Automatic Protection Switching) purposes, this output pin, along with TXL_DATA_N functions as the Primary Transmit Data Output Port. |

## SONET/SDH SERIAL LINE INTERFACE PINS

| PIN \# | SIGNAL NAME | I/O | SIGNAL <br> TYPE | DESCRIPTION |
| :--- | :--- | :--- | :--- | :--- |
| N2 | TXL_DATA_N | O | LVPECL | Transmit STS-12ISTM-4 Data - Negative Polarity PECL Output: <br> This output pin, along with TXL_DATA_P functions as the Transmit <br> Data Output, to the System back-plane (for transmission to some <br> other System board) or an Optical Transceiver (for transmission to <br> remote terminal equipment). <br> For High-Speed Back-Plane Applications, it should noted that data <br> is output from these output pins upon the rising/falling edge of <br> TXL_CLKO_P/TXL_CLKO_N). <br> Note: For APS (Automatic Protection Switching) purposes, this <br> output pin, along with TXL_DATA_P functions as the <br> Primary Transmit Data Output Port. |
| P1 | TXL_DATA_R_P | O |  | LVPECL |

XRT94L43
Experience Our Connectivity.

## SONET/SDH SERIAL LINE INTERFACE PINS

| Pin \# | Signal Name | 1/0 | Signal <br> TYPE | Description |
| :---: | :---: | :---: | :---: | :---: |
| M2 | TXL_CLKO_N | O | LVPECL | Transmit STS-12/STM-4 Clock - Negative Polarity PECL Output: <br> This output pin, along with TXLCLKO_P functions as the Transmit Clock Output signal. These output pins are typically used in HighSpeed Back-Plane Applications. In this case, outbound STS-12/ STM-4 data is output via the TXL_DATA_P/TXL_DATA_N output pins upon the falling edge of this clock signal. <br> Note: For APS (Automatic Protection Switching) purposes, this output pin, along with TXL_CLKO_N functions as the Primary Transmit Output Clock signal. |
| R1 | TXL_CLKO_R_P | O | LVPECL | Transmit STS-12/STM-4 Clock - Positive Polarity PECL Output - Redundant Port: <br> This output pin, along with TXL_CLKO_R_N functions as the Transmit Clock Output signal. These output pins are typically used in High-Speed Back-Plane Applications. In this case, outbound STS-12/STM-4 data is output via the TXL_DATA_R_P/ TXL_DATA_R_N output pins upon the rising edge of this clock signal. <br> Note: For APS (Automatic Protection Switching) purposes, this output pin, along with TXL_CLKO_R_N functions as the Redundant Transmit Output Clock signal. |
| R2 | TXL_CLKO_R_N | O | LVPECL | Transmit STS-12/STM-4 Clock - Negative Polarity PECL Output - Redundant Port: <br> This output pin, along with TXL_CLKO_R_P functions as the Transmit Clock Output signal. These output pins are typically used in High-Speed Back-Plane Applications. In this case, outbound STS-12/STM-4 data is output via the TXL_DATA_R_P/ TXL_DATA_R_N output pins upon the rising edge of this clock signal. <br> For APS (Automatic Protection Switching) purposes, this output pin, along with TXL_CLKO_R_P functions as the Redundant Transmit Output Clock signal. |

## SONET/SDH SERIAL LINE INTERFACE PINS

| PIN \# | SIGNAL NAME | I/O | SIGNAL <br> TYPE | DESCRIPTION |
| :--- | :--- | :--- | :--- | :--- |
| R4 | REFCLK |  |  |  |

Experience Our Connectivity.
REV. 1.0.2
SONET/SDH SERIAL LINE INTERFACE PINS

| PIN \# | Signal Name | 1/O | Signal TYPE | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| AB7 | EXSWITCH | O | CMOS | External (APS) Switch Output Pin: <br> This output pin can be used to permit the XRT94L43 to perform APS externally. Specifically, this output pin can be connected to some circuitry that permits the re-direction of STS-12/STM-4 traffic, should an APS event be needed. <br> Note: This output pin is disabled if the EXSWITCHDIS input pin number AB6 is pulled "High". |
| AB6 | EXSWITCHDIS | I | TTL | External (APS) Switch Disable: <br> This input pin permits the user to configure the XRT94L43 to perform Line APS Switching internally or externally. <br> 0 - Configures the XRT94L43 to perform APS externally. In this mode, the XRT94L43 will execute an APS by toggling the state of the "EXSWITCH" output pin. <br> 1 - Configures the XRT94L43 to perform APS internally. In this mode, each of the 12 Receive SONET POH Processor blocks (within the XRT94L43) will internally switch from processing the incoming STS-1 SPE data from the Primary Receive STS-12 TOH Processor block, to now processing the incoming STS-1 SPE data from the Redundant Receive STS-12 TOH Processor block (or vice-versa). |

## STS-12/STM-4 TELECOM BUS INTERFACE - TRANSMIT DIRECTION

| Pin \# | Signal Name | 1/0 | Signal <br> Type | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| G2 | TXA_CLK | 0 | cMOS | Transmit STS-12/STM-4 Telecom Bus Interface - Clock Signal: <br> This output clock signal functions as the clock source for the STS-12/ STM-4 Transmit Telecom Bus. All output signals (on the Transmit STS-12/STM-4 Telecom Bus) are updated upon the rising edge of this clock signal. <br> This clock signal operates at 77.76 MHz and is derived from the Transmit Clock Synthesizer block. |
| J1 | TXA_C1J1 | O | CMOS | STS-12/STM-4 Transmit Telecom Bus - C1/J1 Byte Phase Indicator Output Signal: <br> This output pin pulses "High" under the following two conditions. <br> 1. Whenever the C 1 byte is being output via the TxA_D[7:0] output, and <br> 2. Whenever the J 1 byte is being output via the TxA_D[7:0] output. <br> Notes: <br> 1. The STS-12/STM-4 Transmit Telecom Bus will indicate that it is transmitting the C1 byte (via the TXA_D[7:0] output pins), by pulsing this output pin "High" (for one period of TXA_CLK) and keeping the TXA_PL output pin pulled "Low". <br> 2. The STS-12/STM-4 Transmit Telecom Bus will indicate that it is transmitting the J1 byte (via the TXA_D[7:0] output pins), by pulsing this output pin "High" (for one period of TXA_CLK) while the TXA_PL output pin is pulled "High". <br> 3. This output pin is only active if the STS-12/STM-4 Telecom Bus is enabled. |
| J3 | TXA_ALARM | O | cMOS | Transmit STS-12/STM-4 Telecom Bus - Alarm Indicator Output signal: <br> This output pin pulses "High", corresponding to any STS-1 signal (that is being output via the TXA_D[7:0] output pins) is carrying the AIS-P indicator. <br> This output pin is "Low" for all other conditions. |
| H1 | TXA_DP | O | CMOS | STS-12/STM-4 Transmit Telecom Bus - Parity Output Pin: <br> This output pin can be configured to function as one of the following. <br> 1. The EVEN or ODD parity value of the bits which are output via the TXA_D[7:0] output pins. <br> 2. The EVEN or ODD parity value of the bits which are being output via the TXA_D[7:0] output pins and the states of the TXA_PL and TXA_C1J1 output pins. <br> Nоте: Any one of these configuration selections can be made by writing the appropriate value into the Telecom Bus Control Register (Indirect Address = 0x00, 0x37), (Direct Address = 0x0137).. |

## STS-12/STM-4 TELECOM BUS INTERFACE - TRANSMIT DIRECTION

| Pin \# | Signal Name | 1/0 | Signal <br> TYPE | Description |
| :---: | :---: | :---: | :---: | :---: |
| K5 | TxSBFP | 1 | TTL | Telecom Bus Sync Reference Input: <br> If either the STS-12/STM-4 or any of the STS-3/STM-1 Telecom Bus Interfaces are enabled, then an 8 kHz pulse must be applied to this input pin. <br> If the STS-12/STM-4 Telecom Bus Interface is enabled: <br> The Transmit STS-12/STM-4 Telecom Bus Interface will begin transmitting the very first byte of given STS-12 or STM-4 frame, upon sensing a rising edge (of the 8 kHz signal) at this input pin. <br> If any of the STS-3/STM-1 Telecom Bus Interfaces are enabled: <br> The Receive STS-3/STM-1 Telecom Bus Interfaces will begin transmitting the very first byte of a given STS-3 or STM-1 frame, upon sensing a rising edge (of the 8 kHz signal) at this input pin. <br> Note: If none of the Telecom Bus Interfaces are used, then this pin should be tied to GND. <br> Notes: <br> 1. 1.If this input pin is tied to GND, then the Transmit STS-12 TOH Processor block will generate its outbound STS-12/ STM-4 frames asynchronously with respect to any input signal. <br> 2. This input signal must be synchronized with the signal that is supplied to the REFCLK input pin. Failure to insure this will result in bit errors being generated within the outbound STS-12/STM-4 signal. <br> 3. An 8 kHz pulse must be applied to this input pin, that has a width of approximately 12.8 ns (one 77.76 MHz clock period). Do not apply a $50 \%$ duty cycle 8 kHz signal to this input pin. |

## STS-12/STM-4 TELECOM BUS INTERFACE - TRANSMIT DIRECTION

| Pin \# | Signal Name | 1/0 | Signal <br> Type | Description |
| :---: | :---: | :---: | :---: | :---: |
| F3 | TxA_PL | O | CMOS | STS-12ISTM-4 Transmit Telecom Bus - Payload Data Indicator Signal: <br> This output pin indicates whether or not TOH Transport Overhead bytes are being output via the TXA_D[7:0] output pins. <br> This output pin is pulled "Low" for the duration that the STS-12/STM-4 Transmit Telecom Bus is transmitting a Transport Overhead byte via the TXA_D[7:0] output pins. <br> Conversely, this output pin is pulled "High" for the duration that the STS-12/STM-4 Transmit Telecom Bus is transmitting something other than a Transport Overhead byte (e.g., the POH or STS-1/STS-3c SPE bytes) via the TXA_D[7:0] output pins. |
| $\begin{aligned} & \text { G1 } \\ & \text { J5 } \\ & \text { J2 } \\ & \text { H5 } \\ & \text { E1 } \\ & \text { F2 } \\ & \text { F1 } \\ & \text { E3 } \end{aligned}$ | TxA_D0 <br> TxA_D1 <br> TxA_D2 <br> TxA_D3 <br> TxA_D4 <br> TxA_D5 <br> TxA_D6 <br> TxA_D7 | O | CMOS | STS-12/STM-4 Transmit Telecom Bus - Transmit Output Data Bus pins: <br> These 8 output pins function as the "STS-12/STM-4 Transmit Telecom Bus" Transmit Output data bus. If the STS-12/STM-4 Telecom Bus Interface is enabled, then all STS-12/STM-4 data is output via these pins (in a byte-wide manner), upon the rising edge of the "TXA_CLK" output pin. <br> Notes: <br> 1. The pin TXA_D7 will output the MSB (Most Significant Bit) of each byte that is output via the Transmit STS-12/STM-4 Telecom Bus Interface. <br> 2. The pin TXA_DO will output the LSB (Least Significant Bit) of each byte that is output via the Transmit STS-12/STM-4 Telecom Bus Interface. |

## STS-12/STM-4 TELECOM BUS INTERFACE - RECEIVE DIRECTION

| PIn \# | Signal Name | I/O | Signal TYPE | Description |
| :---: | :---: | :---: | :---: | :---: |
| V4 | RxD_CLK | 1 | TTL | Receive STS-12/STM-4 Telecom Bus Interface - Clock Signal: <br> This input clock signal functions as the clock source for the Receive STS-12/STM-4 Telecom Bus Interface. All Receive STS-12/STM-4 Telecom Bus Interface signals are sampled upon the rising edge of this input clock signal. <br> This clock signal should operate at 77.76 MHz . <br> Note: This input pin is only used if the STS-12/STM-4 Telecom Bus has been enabled. It should be tied to GND otherwise. |
| U5 | RxD_PL | I | TTL | Receive STS-12/STM-4 Telecom Bus Interface - Payload Indicator Signal: <br> This input pin indicates whether or not STS-1/STS-3c SPE bytes are being input via the RXD_D[7:0] input pins. <br> This input pin should be pulled "High" coincident to whenever the Receive STS-12/STM-4 Telecom Bus Interface block is receiving STS-1/STS-3c SPE data bytes via the RXD_D[7:0] input pins. <br> Conversely, this input pin should be pulled "low" coincident to whenever the Receive STS-12/STM-4 Telecom Bus Interface block is receiving something other than an STS-1/STS-3c SPE byte (e.g., a TOH byte) via the RXD_D[7:0] input pins. <br> Note: The user should tie this pin to GND if the STS-12/STM-4 Telecom Bus Interface is configured to operate in the Re-Phase ON Mode or is disabled.Tie this pin to GND if the STS-12/STM-4 Telecom Bus is NOT enabled. |
| V2 | RxD_C1J1 | I | TTL | STS-12/STM-4 Receive Telecom Bus C1/J1 Byte Phase Indicator Input Signal: <br> This input pin should be pulsed "High" during both of the following conditions. <br> 1. Whenever the C 1 byte is being input to the Receive STS-12/STM-4 Telecom Bus Interface - Data Bus Input pins (RXD_D[7:0]). <br> 2. Whenever the J1 byte is being input to the Receive STS-12/STM-4 Telecom Bus Interface - DataBus Input pins (RXD_D[7:0]). <br> This input pin should be pulled "low" for all other times. <br> Note: Tie this pin to GND if the STS-12/STM-4 Telecom Bus is NOT enabled. |

## STS-12/STM-4 TELECOM BUS INTERFACE - RECEIVE DIRECTION

| PIN \# | Signal Name | 1/O | Signal TYPE | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| U4 | RxD_DP | I | TTL | STS-12/STM-4 Receive Telecom Bus - Parity Input Pin: <br> This input pin can be configured to function as one of the following. <br> 1. The EVEN or ODD parity value of the bits which are input via the RXD_D[7:0] input pins. <br> 2. The EVEN or ODD parity value of the bits which are being input via the RXD_D[7:0] input and the states of the RXD_PL and RXD_C1J1 input pins. <br> The Receive STS-12/STM-4 Telecom Bus Interface will use this pin to compute and verify the parity within the incoming STS-12/STM-4 datastream. <br> Notes: <br> 1. Any one of these configuration selections can be made by writing the appropriate value into the Telecom Bus Control register (Indirect Address $=0 \times 00,0 \times 37$, direct Address $=0 \times 0137$. <br> 2. Tie this pin to GND if the STS-12/STM-4 Telecom Bus Interface is configured to operate in the Re-Phase ON Mode or is disabled. |
| T2 | RxD_ALARM | 1 | TTL | Receive STS-12ISTM-4 Telecom Bus - Alarm Indicator Input: <br> This input pin pulses "High" corresponding to any STS-1 signal that is carrying the AIS-P indicator. <br> More specifically, this input pin will be pulsed "High" coincident to whenever a byte, corresponding to given STS-1 signal (that is carrying the AIS-P indicator) is being placed on the Receive STS-12/STM-4 Telecom Bus Data Bus Input pins (RxD_D[7:0]). This input pin should be pulled "Low" at all other times. <br> Notes: <br> 1. If the RxD_ALARM input signal pulses "High" for any given STS-1 signal (within the incoming STS-12), then the XRT94L43 will automatically declare the AIS-P defect for that particular STS-1 channel. <br> 2. Tie this pin to GND if the STS-12/STM-4 Telecom Bus Interface has been configured to operate in the Re-Phase ON Mode or is disabled. |
| U3 <br> V3 <br> U2 <br> T1 <br> V5 <br> U1 <br> W1 <br> V1 | $\begin{aligned} & \text { RxD_D0 } \\ & \text { RxD_D1 } \\ & \text { RxD_D2 } \\ & \text { RxD_D3 } \\ & \text { RxD_D4 } \\ & \text { RxD_D5 } \\ & \text { RxD_D6 } \\ & \text { RxD_D7 } \end{aligned}$ | I | TTL | Receive STS-12/STM-4 Receive Telecom Bus - Receive Input Data Bus pins: <br> These 8 input pins function as the "Receive STS-12/STM4 Receive Telecom Bus" Receive Input data bus. All Incoming STS-12/STM-4 data is sampled and latched (into the XRT94L43 via these input pins) upon the rising edge of the RXA_CLK input pin. <br> Notes: <br> 1. 1.The user must insure that the MSB (Most Significant bit) of each incoming byte is input to the $R X D \_D 7$ input pin. <br> 2. The user must also insure that the LSB (Least Significant bit) of each incoming byte is input to the $R X D \_D O$ input pin. <br> 3. The user should tie these pins to GND if the STS-12/STM-4 Telecom Bus is not enabled. |

## SONET/SDH OVERHEAD INTERFACE - TRANSMIT DIRECTION

| PIN \# | Signal Name | 1/O | Signal TYPE | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| H2 | TxTOHClk | O | CMOS | Transmit TOH Input Port - Clock Output: <br> This output pin, along with the TxTOHEnable, TxTOHFrame output pins and the TxTOH and TxTOHIns input pins function as the Transmit TOH Input Port. <br> The Transmit TOH Input Port allows the user to insert their own value for the TOH bytes (in the outbound STS-12/STM-4 signal). <br> This output pin provides a clock signal. If the TxTOHEnable output pin is "High" and if the TxTOHIns input pin is pulled "High", then the user is expected to provide a given bit (within the TOH) to the TxTOH input pin, upon the falling edge of this clock signal. The data, residing on the TxTOH input pin will be latched into the XRT94L43 upon the rising edge of this clock signal. <br> Note: The Transmit TOH Input Port only support the insertion of the TOH within the first STS-1, within the outbound STS-12 signal. |
| H4 | TxTOHEnable | O | CMOS | Transmit TOH Input Port - TOH Enable (or READY) indicator: <br> This output pin, along with the TxTOHCIk, TxTOHFrame output pins and the TxTOH and TxTOHIns input pins function as the Transmit TOH Input Port. <br> This output pin will toggle and remain "High" anytime the Transmit TOH Input Port is ready to externally accept TOH data. <br> If it is desired to externally insert a value of TOH into the outbound STS12 data stream via the Transmit TOH Input Port, then do the following: <br> - Continuously sample the state of TxTOHFrame and this output pin upon the rising edge of TxTOHClk. <br> - Whenever this output pin pulses "High", then the user's external circuitry should drive the TxTOHIns input pin "High". <br> - Next, the user should output the next TOH bit, onto the TxTOH input pin, upon the falling edge of TxTOHCIk. |
| D1 | TxTOH | I | TTL | Transmit TOH Input Port - Input Pin: <br> This input pin, along with the TxTOHIns input pin, the TxTOHEnable and TxTOHFrame and TxTOHClk output pins function as the Transmit TOH Input Port. <br> If it is desired to externally insert a value of TOH into the outbound STS12 data stream via the Transmit TOH Input Port, then do the following: <br> - Continuously sample the state of TxTOHFrame and TxTOHEnable upon the rising edge of TxTOHCIk. <br> - Whenever TxTOHEnable pulses "High", then the user's external circuitry should drive the TxTOHIns input pin "High". <br> - Next, the user should output the next TOH bit, onto this input pin, upon the falling edge of TxTOHClk. The Transmit TOH Input Port will sample the data (on this input pin) upon the rising edge of TxTOHCIk. <br> Note: Data at this input pin will be ignored (e.g., not sampled) unless the TxTOHEnable output pin is "High" and the TxTOHIns input pin is pulled "High". |

## SONET/SDH OVERHEAD INTERFACE - TRANSMIT DIRECTION

| PIN \# | SIGNAL NAME | I/O | SIGNAL <br> TYPE | TxTOHFrame |
| :---: | :--- | :--- | :--- | :--- |

SONET/SDH OVERHEAD INTERFACE - TRANSMIT DIRECTION

| PIN \# | Signal Name | 1/O | Signal TYPE | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| G3 | TxLDCCEnable | O | CMOS | Transmit - Line DCC Input Port - Enable Output Pin: <br> This output pin, along with the TxTOHClk output pin and the TxLDCC input pin are used to insert the value for the D4, D5, D6, D7, D8, D9, D10, D11 and D12 bytes into the Transmit STS-12 TOH Processor Block. The Transmit STS-12 TOH Processor block will accept this data and will insert into the D4, D5, D6, D7, D8, D9, D10, D11 and D12 bytefields, within the outbound STS-12 data-stream. <br> The Line DCC HDLC Controller circuitry (which is connected to the TxTOHClk, the TxLDCC and this output pin, is suppose to do the following. <br> 1. It should continuously monitor the state of this output pin. <br> 2. Whenever this output pin pulses "High", then the Line DCC HDLC Controller circuitry should place the next Line DCC bit (to be inserted into the Transmit STS-12 TOH Processor block) onto the TxLDCC input pin, upon the falling edge of TxTOHCIk. <br> 3. Any data that is placed on the TxLDCC input pin, will be sampled upon the rising edge of TxOHClk. |
| J4 | TxSDCCEnable | O | CMOS | Transmit - Section DCC Input Port - Enable Output Pin: <br> This output pin, along with the TxTOHClk output pin and the TxSDCC input pin are used to insert the value for the D1, D2 and D3 bytes, into the Transmit STS-12 TOH Processor Block. The Transmit STS-12 TOH Processor block will accept this data and will insert into the D1, D2 and D3 byte-fields, within the outbound STS-12 data-stream. <br> The Section DCC HDLC Controller circuitry (which is connected to the TxTOHCIk, the TxSDCC and this output pin, is suppose to do the following. <br> 1. It should continuously monitor the state of this output pin. <br> 2. Whenever this output pin pulses "High", then the Section DCC HDLC Controller circuitry should place the next Section DCC bit (to be inserted into the Transmit STS-12 TOH Processor block) onto the TxSDCC input pin, upon the falling edge of TxTOHClk. <br> 3. Any data that is placed on the TxSDCC input pin, will be sampled upon the rising edge of TxOHClk. |
| E2 | TxSDCC | I | TTL | Transmit - Section DCC Input Port - Input Pin: <br> This input pin, along with the TxSDCCEnable and the TxTOHClk output pins are used to insert a value for the D1, D2 and D3 bytes, into the Transmit STS-12 TOH Processor Block. The Transmit STS-12 TOH Processor block will accept this data and insert it into the D1, D2 and D3 byte fields, within the outbound STS-12 data-stream. <br> The Section DCC HDLC Circuitry that is interfaced to this input pin, the TxSDCCEnable and the TxTOHClk pins is suppose to do the following. <br> 1. It should continuously monitor the state of the TxSDCCEnable input pin. <br> 2. Whenever the TxSDCCEnable input pin pulses "High", then the Section DCC HDLC Controller circuitry should place the next Section DCC bit (to be inserted into the Transmit STS-12 TOH Processor block) onto this input pin upon the falling edge of TxTOHClk. <br> 3. Any data that is placed on the TxSDCC input pin, will be sampled upon the rising edge of TxTOHCIk. <br> Note: Tie this pin to GND if it is not going to be used. |

## SONET/SDH OVERHEAD INTERFACE - TRANSMIT DIRECTION

| Pin \# | Signal Name | 1/0 | Signal <br> TyPE | Description |
| :---: | :---: | :---: | :---: | :---: |
| H3 | TxLDCC | 1 | TTL | Transmit - Line DCC Input Port: <br> This input pin, along with the TxLDCCEnable and the TxTOHClk pins are used to insert a value for the D4, D5, D6, D7, D8, D9, D10, D11 and D12 bytes, into the Transmit STS-12 TOH Processor Block. The Transmit STS-12 TOH Processor block will accept this data and insert it into the D4, D5, D6, D7, D8, D9, D10, D11 and D12 byte-fields, within the outbound STS-12 data-stream. <br> Whatever Line DCC HDLC Controller Circuitry is interface to the this input pin, the TxLDCCEnable and the TxTOHCIk is suppose to do the following. <br> 1. It should continuously monitor the state of the TxLDCCEnable input pin. <br> 2. Whenever the TxLDCCEnable input pin pulses "High", then the Section DCC Interface circuitry should place the next Line DCC bit (to be inserted into the Transmit STS-12 TOH Processor block) onto the TxLDCC input pin, upon the falling edge of TxTOHCIk. <br> 3. Any data that is placed on the TxLDCC input pin, will be sampled upon the rising edge of TxTOHCIk. <br> Note: Tie this pin to GND, if it is not going to be used. |
| F4 | TxE1F1E2Enable | 0 | cmos | Transmit E1-F1-E2 Byte Input Port - Enable (or Ready) Indicator Output Pin: <br> This output pin, along with the TxTOHClk output pin and the TxE1F1E2 input pin are used to insert a value for the E1, F1 and E2 bytes, into the Transmit STS-12 TOH Processor Block. The Transmit STS-12 TOH Processor block will accept this data and will insert into the E1, F1 and E2 byte-fields, within the outbound STS-12 data-stream. <br> Whatever external circuitry (which is connected to the TxTOHCIk, the TxE1F1E2 and this output pin, is suppose to do the following. <br> 1. It should continuously monitor the state of this output pin. <br> 2. Whenever this output pin pulses "High", then the external circuitry should place the next orderwire bit (to be inserted into the Transmit STS-12 TOH Processor block) onto the TxE1F1E2 input pin, upon the falling edge of TxTOHClk. <br> Any data that is placed on the TxE1F1E2 input pin, will be sampled upon the rising edge of TxOHClk. |
| D2 | TxE1F2E2Frame | O | CMOS | Transmit E1-F1-E2 Byte Input Port - Framing Output Pin: <br> This output pin pulses "High" for one period of TxTOHClk, one TxTOHClk bit-period prior to the Transmit E1-F1-E2 Byte Input Port expecting the very first byte of the E1 byte, within a given outbound STS-12 frame. |

## SONET/SDH OVERHEAD INTERFACE - TRANSMIT DIRECTION

| PIN \# | Signal Name | 1/O | Signal TYPE | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| J6 | TxE1F1E2 | I | TTL | Transmit E1-F1-E2 Byte Input Port - Input Pin: <br> This input pin, along with the TxE1F1E2Enable and the TxTOHClk output pins are used to insert a value for the E1, F1 and E2 bytes, into the Transmit STS-12 TOH Processor Block. The Transmit STS-12 TOH Processor block will accept this data and insert it into the E1, F1 and E2 byte fields, within the outbound STS-12 data-stream. <br> Whatever external circuitry that is interfaced to this input pin, the TxE1F1E2Enable and the TxTOHClk pins is suppose to do the following. <br> 1. It should continuously monitor the state of the TxE1F1E2Enable input pin. <br> 2. Whenever the TxE1F1E2Enable input pin pulses "High", then the external circuitry should place the next orderwire bit (to be inserted into the Transmit STS-12 TOH Processor block) onto this input pin upon the falling edge of TxTOHClk. <br> 3. Any data that is placed on the TxE1F1E2 input pin, will be sampled upon the rising edge of TxTOHClk. <br> Note: Tie this pin to GND if it is not going to be used. |

SONET/SDH OVERHEAD INTERFACE - TRANSMIT DIRECTION

| Pin \# | Signal Name | 1/0 | Signal <br> TyPE | Description |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} \text { C10 } \\ \text { B13 } \\ \text { AD12 } \\ \text { AD8 } \\ \text { A16 } \\ \text { D18 } \\ \text { AD13 } \\ \text { AE8 } \\ \text { D13 } \\ \text { C18 } \\ \text { AE17 } \\ \text { AB12 } \\ \text { D9 } \\ \text { C13 } \\ \text { AE11 } \\ \text { AF4 } \end{gathered}$ | $\begin{aligned} & \text { TxPOH_0 } \\ & \text { TxPOH_1 } \\ & \text { TxPOH_2 } \\ & \text { TxPOH_3 } \\ & \text { TxPOH_4 } \\ & \text { TxPOH_5 } \\ & \text { TxPOH_6 } \\ & \text { TxPOH_7 } \\ & \text { TxPOH_8 } \\ & \text { TxPOH_9 } \\ & \text { TxPOH_10 } \\ & \text { TxPOH_11 } \\ & \text { TxPOH_12 } \\ & \text { TxPOH_13 } \\ & \text { TxPOH_14 } \\ & \text { TxPOH_15 } \end{aligned}$ | 1 | TTL | Transmit Path Overhead Input Port - Input Pin. <br> These input pins allow the following actions. <br> 1. Insertion oft the POH data into each of the 12 Transmit SONET POH Processor blocks (for insertion and transmission via the outbound STS12 signal. <br> 2. Insertion of the POH data into each of the 12 Transmit STS-1 POH Processor blocks (for insertion and transmission via each of the outbound STS-1 signals). <br> 3. Insertion of the TOH data into each of the 12 Transmit STS-1 TOH Processor blocks (for insertion and transmission via each of the outbound STS-1 signals). <br> The function of these input pins, depends upon whether or not the TOH data is inserted into the 12 Transmit STS-1 TOH Processor blocks. <br> If the user is only inserting POH data via these input pins: <br> In this mode, the external circuitry (which is being interfaced to the Transmit Path Overhead Input Port is suppose to monitor the following output pins. <br> - TxPOHFrame_n <br> - TxPOHEnable_n <br> - TxPOHClk_n <br> The TxPOHFrame_n output pin will toggle "High" upon the falling edge of TxPOHClk_n approximately one TxPOHClk_n period prior to the TxPOH port being ready to accept and process the first bit within the J1 byte (e.g., the first POH byte). The TxPOHFrame_n output pin will remain "High" for eight consecutive TxPOHClk_n periods. The external circuitry should use this pin to note STS-1 SPE frame boundaries. <br> The TxPOHEnable_n output pin will toggle "High" upon the falling edge of TxPOHClk_n approximately one TxPOHClk_n period prior to the TXPOH port being ready to accept and process the first bit within a given POH byte. <br> To externally insert a given POH byte, (1) assert the TxPOHIns_n input pin by toggling it "High" and (2) place the value of the first bit (within this particular POH byte) on this input pin upon the very next falling edge of TxPOHClk_n. This data bit will be sampled upon the very next rising edge of TxPOHClk_n. The external circuitry should continue to keep the TxPOHIns_n input pin "High" and advancing the next bits (within the POH bytes) upon each falling edge of TxPOHClk_n. <br> If the user is inserting both POH and TOH data via these input pins: <br> In this mode, the external circuitry (which is being interfaced to the Transmit Path Overhead Input Port is suppose to monitor the following output pins. <br> - TxPOHFrame_n <br> - TxPOHEnable_n <br> - TxPOHClk_n <br> (continued below) |

## SONET/SDH OVERHEAD INTERFACE - TRANSMIT DIRECTION

| PIN \# | Signal Name | 1/O | Signal TYPE | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
|  | $\begin{array}{\|l} \hline \text { TxPOH_0 } \\ \text { TxPOH_1 } \\ \text { TxPOH_2 } \\ \mathrm{TxPOH} \mathrm{\_3} \\ \mathrm{TxPOH} \_4 \\ \mathrm{TxPOH} \_5 \\ \mathrm{TxPOH} \mathrm{\_6} \\ \mathrm{TxPOH} \_7 \\ \mathrm{TxPOH} \_8 \\ \mathrm{TxPOH} \_9 \\ \mathrm{TxPOH} \_10 \\ \text { TxPOH_11 } \\ \text { TxPOH_12 } \\ \text { TxPOH_13 } \\ \text { TxPOH_14 } \\ \text { TxPOH_15 } \end{array}$ | I | TTL | If the user is inserting both POH and TOH data via these input pins: (Continued) <br> The TxPOHFrame_n output pin will toggle "High" twice during a given STS-1 frame period. First, this output pin will toggle "High" coincident with the TxPOH port being ready to accept and process the A1 byte (e.g., the very first TOH byte). Second, this output pin will toggle "High" coincident with the TxPOH port being ready to accept and process the J1 byte (e.g., the very first POH byte). <br> If the externally circuitry samples the TxPOHFrame_n output pin "High", and the TxPOHEnable_n output pin "Low", then the TxPOH port is now ready to accept and process the very first TOH byte. <br> If the externally circuitry samples the TxPOHFrame_n output pin "High" and the TxPOHEnable_n output pin "High", then the TxPOH port is now ready to accept and process the very first POH byte. <br> To externally insert a given POH or TOH byte, do the following; <br> (1) Assert the TxPOHIns_n input pin by toggling it "High" and, <br> (2) place the value of the first bit (within this particular POH or TOH byte) on this input upon the very next falling edge of TxPOHClk_n. <br> This data bit will be sampled upon the very next rising edge of TxPOHClk_n. The external circuitry should continue to keep the TxPOHIns_n input pin "High" and advancing the next bits (within the POH bytes) upon each falling edge of TxPOHClk_n. <br> Notes: <br> 1. If POH data is externally inserted into each of the 12 Transmit SONET POH Processor blocks, then these input pins cannot be used to externally insert POH data into each of the 12 Transmit STS-1 POH Processor blocks. <br> 2. TOH data can be externally inserted into each of the 12 Transmit STS-1 TOH Processor blocks, only if POH data is NOT externally inserted into each of the 12 Transmit SONET POH Processor blocks. |
| $\begin{gathered} \hline \text { B10 } \\ \text { A15 } \\ \text { AC13 } \\ \text { AD9 } \\ \text { B16 } \\ \text { D19 } \\ \text { AE13 } \\ \text { AE9 } \\ \text { D14 } \\ \text { C19 } \\ \text { AF19 } \\ \text { AB13 } \\ \text { E10 } \\ \text { C14 } \\ \text { AF11 } \\ \text { AF5 } \end{gathered}$ | $\begin{aligned} & \text { TxPOHClk_0 } \\ & \text { TxPOHClk_1 } \\ & \text { TxPOHClk_2 } \\ & \text { TxPOHClk_3 } \\ & \text { TxPOHClk_4 } \\ & \text { TxPOHClk_5 } \\ & \text { TxPOHClk_6 } \\ & \text { TxPOHClk_7 } \\ & \text { TxPOHClk_8 } \\ & \text { TxPOHClk_9 } \\ & \text { TxPOHClk_10 } \\ & \text { TxPOHClk_11 } \\ & \text { TxPOHClk_12 } \\ & \text { TxPOHClk_13 } \\ & \text { TxPOHClk_14 } \\ & \text { TxPOHClk_15 } \end{aligned}$ | O | CMOS | Transmit Path Overhead Input Port - Clock Output pin: <br> These output pins, along with TxPOH_n, TxPOHEnable_n, TxPOHIns_n and TxPOHFrame_n function as the Transmit Path Overhead (TxPOH) Input Port. <br> The TxPOHFrame_n and TxPOHEnable_n output pins are updated upon the falling edge this clock output signal. The TxPOHIns_n input pins and the data residing on the TxPOH_n input pins are sampled on the rising edge of this clock signal. |

SONET/SDH OVERHEAD INTERFACE - TRANSMIT DIRECTION

| Pin \# | Signal Name | I/O | Signal TYPE | Description |
| :---: | :---: | :---: | :---: | :---: |
| A6 <br> A11 <br> AC12 <br> AD7 <br> D8 <br> B12 <br> AF14 <br> AB10 <br> A12 <br> C17 <br> AA15 <br> AC10 <br> D7 <br> E11 <br> AC11 <br> AD6 | TxPOHFrame_0 TxPOHFrame_1 TxPOHFrame_2 TxPOHFrame_3 TxPOHFrame_4 TxPOHFrame_5 TxPOHFrame_6 TxPOHFrame_7 TxPOHFrame_8 TxPOHFrame_9 TxPOHFrame_10 TxPOHFrame_11 TxPOHFrame_12 TxPOHFrame_13 TxPOHFrame_14 TxPOHFrame_15 | O | CMOS | Transmit Path Overhead Input Port - Frame Output pin: <br> These output pins, along with the TxPOH_n, TxPOHEnable_n, <br> TxPOHIns_n and TxPOHCIk_n function as the Transmit Path Overhead Input Port. <br> The function of these output pins depends upon whether POH or TOH data is inserted via the TxPOH_n input pins. <br> If the user is only inserting POH data via these input pins: <br> In this mode, the TxPOH port will pulse these output pins "High" whenever it is ready to accept and process the J1 byte (e.g., the very first POH byte) via this port. <br> If the user is inserting both POH and TOH data via these input pins: In this mode, the TxPOH port will pulse these output pins "High" coincident with the following. <br> 1. Whenever the TxPOH port is ready to accept and process the A1 byte (e.g., the very first TOH byte) via this port. <br> 2. Whenever the TxPOH port is ready to accept and process the J1 byte (e.g., the very first POH byte) via this port. <br> Note: The external circuitry can determine whether the TxPOH port is expecting the A1 byte or the J1 byte, by checking the state of the corresponding TxPOHEnable output pin. If the TxPOHEnable_n output pin is "Low" while the TxPOHFrame_n output pin is "High", then the TxPOH port is ready to process the $\mathrm{A} 1(\mathrm{TOH})$ bytes. <br> If the TxPOHEnable_n output pin is "High" while the TxPOHFrame_n output pin is "High", then the TxPOH port is ready to process the J1 (POH) bytes. |

## SONET/SDH OVERHEAD INTERFACE - TRANSMIT DIRECTION

| PIN \# | Signal Name | I/O | Signal TYPE | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| A7 C12 AE12 AC9 E9 A13 AF16 AB11 E13 D17 AC16 AF8 E8 E12 AF9 AC8 | $\begin{aligned} & \text { TxPOHIns_0 } \\ & \text { TxPOHIns_1 } \\ & \text { TxPOHIns_2 } \\ & \text { TxPOHIns_3 } \\ & \text { TxPOHIns_4 } \\ & \text { TxPOHIns_5 } \\ & \text { TxPOHIns_6 } \\ & \text { TxPOHIns_7 } \\ & \text { TxPOHIns_8 } \\ & \text { TxPOHIns_9 } \\ & \text { TxPOHIns_10 } \\ & \text { TxPOHIns_11 } \\ & \text { TxPOHIns_12 } \\ & \text { TxPOHIns_13 } \\ & \text { TxPOHIns_14 } \\ & \text { TxPOHIns_15 } \end{aligned}$ | I | TTL | Transmit Path Overhead Input Port - Insert Enable Input pin: <br> These input pins, along with TxPOH_n, TxPOHEnable_n, TxPOHFrame_n and TxPOHClk_n function as the Transmit Path Overhead (TxPOH) Input Port. <br> These input pins are used to enable or disable the TxPOH input port. <br> If these input pins are pulled "High", then the TxPOH port will sample and latch data via the corresponding TxPOH input pins, upon the rising edge of TxPOHClk_n. <br> Conversely, if these input pins are pulled "Low", then the TxPOH port will NOT sample and latch data via the corresponding TxPOH input pins. <br> Nоте: If the TxPOHIns_n input pin is pulled "Low", this setting will be overridden if, the Transmit SONET/STS-1 POH Processor or Transmit STS-1 TOH Processor blocks are configured to accept certain POH or TOH overhead bytes via the external port. |
| $\begin{gathered} \text { D10 } \\ \text { D15 } \\ \text { AB14 } \\ \text { AE7 } \\ \text { A10 } \\ \text { A17 } \\ \text { AC14 } \\ \text { AF7 } \\ \text { C11 } \\ \text { B14 } \\ \text { AD14 } \\ \text { AE10 } \\ \text { B11 } \\ \text { D16 } \\ \text { AF13 } \\ \text { AB9 } \end{gathered}$ | TxPOHEnable_0 <br> TxPOHEnable_1 <br> TxPOHEnable_2 <br> TxPOHEnable_3 <br> TxPOHEnable_4 <br> TxPOHEnable_5 <br> TxPOHEnable_6 <br> TxPOHEnable_7 <br> TxPOHEnable_8 <br> TxPOHEnable_9 <br> TxPOHEnable_10 <br> TxPOHEnable_11 <br> TxPOHEnable_12 <br> TxPOHEnable_13 <br> TxPOHEnable_14 <br> TxPOHEnable_15 | O | CMOS | Transmit Path Overhead Input Port - POH Indicator Output pin: <br> These output pins, along with TxPOH_n, TxPOHIns_n, TxPOHFrame_n and TxPOHClk_n function as the Transmit Path Overhead (TxPOH) Input Port. <br> These output pins will pulse "High" anytime the TxPOH port is ready to accept and process POH bytes. These output pins will be "Low" at all other times. |

STS-3/STM-1 TELECOM BUS INTERFACE - TRANSMIT DIRECTION

| Pin \# | Signal Name | 1/0 | Signal <br> TYPE | Description |
| :---: | :---: | :---: | :---: | :---: |
| E15 | $\begin{aligned} & \text { STS3TxA_CLK_0 } \\ & \\ & \text { TxSBCLK_0 } \end{aligned}$ DMO_0 | 1 | TTL | STS-3 Transmit Telecom Bus Clock Input/STM-1 Sub-Rate Clock/DMO_0 (General Purpose) input Pin: <br> The function of this input pin depends upon whether or not theSTS-3/ STM-1 Telecom Bus Interface for Channel 0 has been enabled. <br> If STS-3/STM-1 Telecom Bus (Channel 0) has been enabled -STS-3 Transmit Telecom Bus Transmit Clock Input - Channel 0: <br> This input clock signal functions as the clock source for the STS-3/ STM-1 Transmit Telecom Bus, associated with Channel 0. All input signals (e.g., STS3TxA_ALARM_0, STS3TxA_D_0[7:0], <br> STS3TxA_DP_0, STS3TxA_PL_0, STS3TxA_C1J1_0) are sampled upon the falling edge of this input clock signal. <br> This clock signal should operate at 19.44 MHz . <br> If STS-3/STM-1 Telecom Bus (Channel 0) is disabled - DMO_0 (General Purpose) Input Pin: <br> This input pin can be used as a general purpose input pin. <br> The state of this input pin can be determined by reading the state of Bit 2 (DMO) within the Line Interface Scan Register associated with Channel 0 (Address = 0x1E, 0x81), (Direct Address = 0x1F81). <br> Note: For Product Legacy purposes, this pin is called DMO_0, because one possible application is to tie this input pin to a DMO (Drive Monitor Output) output pin, from one of Exar's XRT73LOX/XRT75LOX DS3/E3/STS-1 LIU devices. However, this input pin, and the corresponding register bit can be used for any purpose. |
| C26 | STS3TxA_CLK_1 TxSBCLK_1 <br> DMO_1 | 1 | TTL | STS-3 Transmit Telecom Bus Clock Input/STM-1 Sub-Rate Clock/DMO_1 (General Purpose) input Pin: <br> The function of this input pin depends upon whether or not theSTS-3/ STM-1 Telecom Bus Interface for Channel 1 has been enabled. <br> If STS-3/STM-1 Telecom Bus (Channel 1) has been enabled -STS-3 Transmit Telecom Bus Clock Input - Channel 1: <br> This input clock signal functions as the clock source for the STS-3/ STM-1 Transmit Telecom Bus, associated with Channel 1. All input signals, (e.g., STS3TxA_ALARM_1, STS3TxA_D_1[7:0], <br> STS3TxA_DP_1, STS3TxA_PL_1, STS3TxA_C1J1_1) are sampled upon the falling edge of this input clock signal. <br> This clock signal should operate at 19.44 MHz . <br> If STS-3/STM-1 Telecom Bus (Channel 1) is disabled - DMO_1 (General Purpose) Input Pin: <br> This input pin can be used as a general purpose input pin. <br> The state of this input pin can be determined by reading the state of Bit 2 (DMO) within the Line Interface Scan Register associated with Channel 1 (Address $=0 \times 2 \mathrm{E}, 0 \times 81$ ), (Direct Address $=0 \times 2 F 81$ ). <br> Note: For Product Legacy purposes, this pin is called DMO_1 because one possible application is to tie this input pin to a DMO (Drive Monitor Output) output pin, from one of Exar's XRT73LOX/XRT75LOX DS3/E3/STS-1 LIU devices. However, this input pin, and the corresponding register bit can be used for any purpose. |

XRT94L43
Experience Our Connectivity.
REV. 1.0.2
SONET/SDH OC-12 TO 12XDS3/E3 MAPPER
STS-3/STM-1 TELECOM BUS INTERFACE - TRANSMIT DIRECTION

| Pin \# | Signal Name | 1/0 | Signal <br> TyPE | Description |
| :---: | :---: | :---: | :---: | :---: |
| AE25 | STS3TxA_CLK_2 TxSBCLK_2 <br> DMO_2 | 1 | TTL | STS-3 Transmit Telecom Bus Clock Input/STM-1 Sub-Rate Clock/DMO_2 (General Purpose) input Pin: <br> The function of this input pin depends upon whether or not theSTS-3/ STM-1 Telecom Bus Interface for Channel 2 has been enabled. <br> If STS-3ISTM-1 Telecom Bus (Channel 2) has been enabled -STS-3 Transmit Telecom Bus Transmit Clock Input - Channel 2: <br> This input clock signal functions as the clock source for the STS-3/ STM-1 Transmit Telecom Bus, associated with Channel 2. All input signals, (e.g., STS3TxA_ALARM_2, STS3TxA_D_2[7:0], <br> STS3TxA_DP_2, STS3TxA_PL_2, STS3TxA_C1J1_2) are sampled upon the falling edge of this input clock signal. <br> This clock signal should operate at 19.44 MHz . <br> If STS-3ISTM-1 Telecom Bus (Channel 2) is disabled - DMO_2Drive Monitor Output Input (from XRT73L0X LIU IC) - Channel 2: <br> This input pin can be used as a general purpose input pin. <br> The state of this input pin can be determined by reading the state of Bit 2 (DMO) within the Line Interface Scan Register associated with Channel 2 (Indirect Address $=0 \times 3 E, 0 \times 81$ ), (Direct Address $=$ 0x3F81). <br> Note: For Product Legacy purposes, this pin is called DMO_2 because one possible Application is to tie this input pin to a DMO (Drive Monitor Output) output pin, from one of Exar's XRT73LOX/XRT75LOX DS3/E3/STS-1 LIU devices. However, this input pin, and the corresponding register bit can be used for any purpose. |
| AD17 | STS3TXA_CLK_3 TxSBCLK_3 DMO_3 | I | TTL | STS-3 Transmit Telecom Bus Clock Input/STM-1 Sub-Rate Clock/DMO_3 (General Purpose) input Pin: <br> The function of this input pin depends upon whether or not theSTS-3/ STM-1 Telecom Bus Interface for Channel 3 has been enabled. <br> If STS-3ISTM-1 Telecom Bus (Channel 3) has been enabled -STS-3 Transmit Telecom Bus Clock Input - Channel 3: <br> This input clock signal functions as the clock source for the STS-3/ STM-1 Transmit Telecom Bus, associated with Channel 3. All input signals (e.g., STS3TxA_ALARM_3, STS3TxA_D_3[7:0], <br> STS3TxA_DP_3, STS3TxA_PL_3, STS3TxA_C1J1_3) are sampled upon the falling edge of this input clock signal. <br> This clock signal should operate at 19.44 MHz . <br> If STS-3/STM-1 Telecom Bus (Channel 3) is disabled - DMO_3 (General Purpose) Input Pin: <br> This input pin can be used as a general purpose input pin. <br> The state of this input pin can be determined by reading the state of Bit 3 (DMO) within the Line Interface Scan Register associated with Channel 3 (Address $=0 \times 4 \mathrm{E}, 0 \times 81$ ), (Direct Address $=0 \times 4 F 81$ ). <br> Note: For Product Legacy purposes, this pin is called DMO_3, because one possible application is to tie this input pin to a DMO (Drive Monitor Output) output pin, from one of Exar's XRT73LOX/XRT75LOX DS3/E3/STS-1 LIU devices. However, this input pin, and the corresponding register bit can be used for any purpose. |

STS-3/STM-1 TELECOM BUS INTERFACE - TRANSMIT DIRECTION

| PIN \# | Signal Name | 1/0 | Signal <br> TYPE | Description |
| :---: | :---: | :---: | :---: | :---: |
| E14 | $\begin{aligned} & \text { STS3TxA_PL_0 } \\ & \text { TxSBFrame_0 } \\ & \text { RLOL_0 } \end{aligned}$ | 1 | TTL | STS-3ISTM-1 Transmit Telecom Bus - Payload Indicator Signal Channel 0/RLOL_0 (General Purpose) input Pin: <br> The function of this input depends upon whether or not theSTS-3/ STM-1 Telecom Bus Interface for Channel 0 has been enabled. <br> If STS-3/STM-1 Telecom Bus (Channel 0) has been enabled -STS-3/STM-1 Transmit Telecom Bus - Payload Indicator Signal Channel 0: <br> This input pin indicates whether or not Transport Overhead (TOH) bytes are being input via the TXA_D_0[7:0] input pins. <br> This input pin should be pulled "Low" for the duration that the STS-3/ STM-1 Transmit Telecom Bus is receiving a TOH byte, via the TXA_D_0[7:0] input pins. <br> Note: This input signal is sampled upon the falling edge of STS3TxA_CLK_0. <br> If STS-3/STM-1 Telecom Bus (Channel 0 ) is disabled - RLOL_0 (General Purpose) Input Pin. <br> This input pin can be used as a general purpose input pin. <br> The state of this input pin can be determined by reading the state of Bit 1 (RLOL) within the Line Interface Scan Register associated with Channel 0 (Address = 0x1E, 0x81), (Direct Address = 0x1F81). <br> Note: For Product Legacy purposes, this pin is called RLOL_0 because one possible application is to tie this input pin to a RLOL (Receive Loss of Lock) output pin, from one of Exar's XRT73LOX/XRT75LOX DS3/E3/STS-1 LIU devices. However, this input pin and the corresponding register bit can be used for any purpose. |

## STS-3/STM-1 TELECOM BUS INTERFACE - TRANSMIT DIRECTION

| PIN \# | Signal Name | 1/O | Signal <br> TYPE | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| A26 | STS3TxA_PL_1 <br> TxSBFrame_1 <br> RLOL_1 | 1 | TTL | STS-3/STM-1 Transmit Telecom Bus - Payload Indicator Signal Channel 1/RLOL_1 (General Purpose) input Pin: <br> The function of this input pin depends upon whether or not theSTS-3/ STM-1 Telecom Bus Interface for Channel 1 has been enabled. <br> If STS-3/STM-1 Telecom Bus (Channel 1) has been enabled -STS-3/STM-1 Transmit Telecom Bus - Payload Indicator Signal Channel 1: <br> This input pin indicates whether or not Transport Overhead (TOH) bytes are being input via the TXA_D_1[7:0] input pins. <br> This input pin should be pulled "Low" for the duration that the STS-3/ STM-1 Transmit Telecom Bus is receiving a TOH byte, via the TXA_D_1[7:0] input pins. <br> Note: This input signal is sampled upon the falling edge of STS3TxA_CLK_1. <br> If STS-3/STM-1 Telecom Bus (Channel 1) is disabled - RLOL_1 (General Purpose) Input Pin: <br> This input pin can be used as a general purpose input pin. <br> The state of this input pin can be determined by reading the state of Bit 1 (RLOL) within the Line Interface Scan Register associated with Channel 1 (Indirect Address = 0x2E, 0x81), (Direct Address = 0x2F81). <br> Note: For Product Legacy purposes, this pin is called RLOL_1 because one possible application is to tie this input pin to a RLOL (Receive Loss of Lock) output pin, from one of Exar's XRT73LOX/XRT75LOX DS3/E3/STS-1 LIU devices. However, this input pin and the corresponding register bit can be used for any purpose. |

STS-3/STM-1 TELECOM BUS INTERFACE - TRANSMIT DIRECTION

| PIN \# | Signal Name | 1/0 | Signal <br> TYPE | Description |
| :---: | :---: | :---: | :---: | :---: |
| AD25 | STS3TxA_PL_2 <br> TxSBFrame_2 RLOL_2 | I | TTL | STS-3/STM-1 Transmit Telecom Bus - Payload Indicator Signal Channel 2/RLOL_2 (General Purpose) input Pin: <br> The function of this input pin depends upon whether or not theSTS-3/ STM-1 Telecom Bus Interface for Channel 2 has been enabled. <br> If STS-3/STM-1 Telecom Bus (Channel 2) has been enabled -STS-3/STM-1 Transmit Telecom Bus - Payload Indicator Signal Channel 2: <br> This input pin indicates whether or not Transport Overhead (TOH) bytes are being input via the TXA_D_2[7:0] input pins. <br> This input pin should be pulled "Low" for the duration that the STS-3/ STM-1 Transmit Telecom Bus is receiving a TOH byte, via the TXA_D_2[7:0] input pins. <br> Note: This input signal is sampled upon the falling edge of STS3TxA_CLK_2. <br> If STS-3/STM-1 Telecom Bus (Channel 2) is disabled - RLOL_2 (General Purpose) Input Pin: <br> This input pin can be used as a general purpose input pin. <br> The state of this input pin can be determined by reading the state of Bit 1 (RLOL) within the Line Interface Scan Register associated with Channel 2 (Indirect Address = 0x3E, 0x81), (Direct Address = 0x3F81). <br> Note: For Product Legacy purposes, this pin is called RLOL_2 because one possible application is to tie this input pin to a RLOL (Receive Loss of Lock) output pin, from one of Exar's XRT73LOX/XRT75LOX DS3/E3/STS-1 LIU devices. However, this input pin and the corresponding register bit can be used for any purpose. |

## STS-3/STM-1 TELECOM BUS INTERFACE - TRANSMIT DIRECTION

| PIN \# | Signal Name | 1/0 | Signal <br> TYPE | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| AB17 | STS3TxA_PL_3 <br> TxSBFrame_3 <br> RLOL_3 | 1 | TTL | STS-3/STM-1 Transmit Telecom Bus - Payload Indicator Signal Channel 3/RLOL_3 (General Purpose) input Pin: <br> The function of this input pin depends upon whether or not theSTS-3/ STM-1 Telecom Bus Interface for Channel 3 has been enabled. <br> If STS-3/STM-1 Telecom Bus (Channel 3) has been enabled -STS-3/STM-1 Transmit Telecom Bus - Payload Indicator Signal Channel 3: <br> This input pin indicates whether or not Transmit Overhead (TOH) bytes are being input via the TXA_D_3[7:0] input pins. <br> This input pin should be pulled "Low" for the duration that the STS-3/ STM-1 Transmit Telecom Bus is receiving a TOH byte, via the TXA_D_3[7:0] input pins. <br> Note: This input signal is sampled upon the falling edge of STS3TxA_CLK_3. <br> If STS-3/STM-1 Telecom Bus (Channel 3) is disabled -RLOL_3 (General Purpose) Input Pin: <br> This input pin can be used as a general purpose input pin. <br> The state of this input pin can be determined by reading the state of Bit 1 (RLOL) within the Line Interface Scan Register associated with Channel 3 (Indirect Address = 0x4E, 0x81), (Direct Address = 0x4F81). <br> Note: For Product Legacy purposes, this pin is called RLOL_3 because one possible application is to tie this input pin to a RLOL (Receive Loss of Lock) output pin, from one of Exar's XRT73LOX/XRT75LOX DS3/E3/STS-1 LIU devices. However, this input pin and the corresponding register bit can be used for any purpose. |

## STS-3/STM-1 TELECOM BUS INTERFACE - TRANSMIT DIRECTION

| PIN \# | Signal Name | I/O | Signal <br> TYPE | Description |
| :---: | :---: | :---: | :---: | :---: |
| B24 | $\begin{aligned} & \text { STS3TxA_C1J1_0 } \\ & \text { TxDS3FP_8 } \\ & \text { TxSTS1PL_8 } \\ & \text { TxSBFrame_0 } \end{aligned}$ | I/O | TTL/ CMOS | STS-3/STM-1 Transmit Telecom Bus C1/J1 Byte Phase Indicator Input Signal (Channel 0); DS3/E3 Frame Generator Framing <br> Pulse Input/Output Pin - Channel 8: <br> The function of this pin depends upon whether or not theSTS-3/STM1 Telecom Bus Interface for Channel 0 has been enabled. <br> If STS-3/STM-1 Telecom Bus (Channel 0 ) has been enabled -STS-3/STM-1 Transmit Telecom Bus C1/J1 Byte Phase Indicator Input Signal (Channel 0): <br> This input pin should be pulsed "High" during both of the following conditions. <br> 1. Whenever the C1 byte is being input to the STS-3/STM-1 Transmit Telecom Bus (TXA_D_0[7:0]) input pins. <br> 2. Whenever the J1 byte is being input to the STS-3/STM-1 Transmit Telecom Bus (TXA_D_0[7:0]) input pins. <br> If STS-3/STM-1 Telecom Bus (Channel 0) is disabled - <br> TxDS3FP_8 (Transmit DS3 Frame Pulse Input/Output - Channel 8): <br> If the STS-3/STM-1 Telecom Bus (Channel 0) is disabled and if the DS3/E3 Framer block is enabled then this pin will function as either a Transmit Framing Reference input pin or as a Transmit Framing Reference output pin. <br> If the Frame Generator (within the DS3/E3 Framer block) is configured to operate in the Loop-Timing or in the Local-Timing/ Asynchronous Framing Mode: <br> This pin will function as a Framing Reference Output pin. The Frame Generator block (associated with Channel 8) will pulse this output pin "High" for one DS3/E3 bit-period, one period prior to the first bit of a given DS3 or E3 frame being applied to the DS3/E3/ <br> STS1_DATA_IN_8 input pin. <br> If the Frame Generator (within the DS3/E3 Framer block) is configured to operate in the Local-Timing/TxDS3FP Mode: <br> This pin will function as a Framing Reference Input pin. In this mode, the user is expected to pulse this input pin "High" for one DS3 or E3 bit-period, coincident with the first bit of a given DS3 or E3 frame, being placed on the DS3/E3/STS1_DATA_IN_8 input pin. The Frame Generator block (associated with Channel 8) will synchronize its generation of DS3 or E3 frames to these framing pulses applied to this input pin. <br> Note: This pin is inactive if the Frame Generator block, associated with Channel 8 is by-passed. |

XRT94L43
Experience Our Connectivity.
SONET/SDH OC-12 TO 12XDS3/E3 MAPPER

## STS-3/STM-1 TELECOM BUS INTERFACE - TRANSMIT DIRECTION

| Pin \# | Signal Name | 1/0 | Signal <br> TYPE | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| J23 | $\begin{aligned} & \text { STS3TxA_C1J1_1 } \\ & \text { TxDS3FP_9 } \\ & \text { TxSBFrame_1 } \end{aligned}$ | I/O | TTL/ CMOS | STS-3ISTM-1 Transmit Telecom Bus C1/J1 Byte Phase Indicator Input Signal (Channel 1); DS3/E3 Frame Generator Framing <br> Pulse Input/Output Pin - Channel 9: <br> The function of this pin depends upon whether or not theSTS-3/STM1 Telecom Bus Interface for Channel 1 has been enabled. <br> If STS-3/STM-1 Telecom Bus (Channel 1) has been enabled -STS-3/STM-1 Transmit Telecom Bus C1/J1 Byte Phase Indicator Input Signal (Channel 1): <br> This input pin should be pulsed "High" during both of the following conditions. <br> 1. Whenever the C1 byte is being input to the STS-3/STM-1 Transmit Telecom Bus (TXA_D_1[7:0]) input pins. <br> 2. Whenever the J1 byte is being input to the STS-3/STM-1 Transmit Telecom Bus (TXA_D_1[7:0]) input pins. <br> If STS-3/STM-1 Telecom Bus (Channel 1) is disabled TxDS3FP_9 (Transmit DS3 Frame Pulse Input/Output - Channel 9): <br> If the STS-3/STM-1 Telecom Bus (Channel 1) is disabled and if the DS3/E3 Framer block is enabled then this pin will function as either a Transmit Framing Reference input pin or as a Transmit Framing Reference output pin. <br> If the Frame Generator (within the DS3/E3 Framer block) is configured to operate in the Loop-Timing or in the Local-Timing/ Asynchronous Framing Mode: <br> This pin will function as a Framing Reference Output pin. The Frame Generator block (associated with Channel 9) will pulse this output pin "High" for one DS3/E3 bit-period, one period prior to the first bit of a given DS3 or E3 frame being applied to the DS3/E3/ <br> STS1_DATA_IN_9 input pin. <br> If the Frame Generator (within the DS3/E3 Framer block) is configured to operate in the Local-Timing/TxDS3FP Mode: <br> This pin will function as a Framing Reference Input pin. In this mode, the user is expected to pulse this input pin "High" for one DS3 or E3 bit-period, coincident with the first bit of a given DS3 or E3 frame, being placed on the DS3/E3/STS1_DATA_IN_9 input pin. The Frame Generator block (associated with Channel 9) will synchronize its generation of DS3 or E3 frames to these framing pulses applied to this input pin. <br> Nоте: This pin is inactive if the Frame Generator block, associated with Channel 9 is by-passed. |

## STS-3/STM-1 TELECOM BUS INTERFACE - TRANSMIT DIRECTION

| Pin \# | Signal Name | I/O | Signal <br> TYPE | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| AF24 | $\begin{aligned} & \text { STS3TxA_C1J1_2 } \\ & \text { TxDS3FP_10 } \\ & \text { TxSTS1PL_10 } \\ & \text { TxSBFrame_2 } \end{aligned}$ | I/O | TTL/ CMOS | STS-3/STM-1 Transmit Telecom Bus C1/J1 Byte Phase Indicator Input Signal (Channel 2); DS3/E3 Frame Generator Framing <br> Pulse Input/Output Pin - Channel 10: <br> The function of this pin depends upon whether or not theSTS-3/STM1 Telecom Bus Interface for Channel 2 has been enabled. <br> If STS-3ISTM-1 Telecom Bus (Channel 2) has been enabled -STS-3/STM-1 Transmit Telecom Bus C1/J1 Byte Phase Indicator Input Signal (Channel 2): <br> This input pin should be pulsed "High" during both of the following conditions. <br> 1. Whenever the C1 byte is being input to the STS-3/STM-1 Transmit Telecom Bus (TXA_D_2[7:0]) input pins. <br> 2. Whenever the J1 byte is being input to the STS-3/STM-1 Transmit Telecom Bus (TXA_D_2[7:0]) input pins. <br> If STS-3/STM-1 Telecom Bus (Channel 2) is disabled - <br> TxDS3FP_10 (Transmit DS3 Frame Pulse Input/Output - Channel 10): <br> If the STS-3/STM-1 Telecom Bus (Channel 2) is disabled and if the DS3/E3 Framer block is enabled then this pin will function as either a Transmit Framing Reference input pin or as a Transmit Framing Reference output pin. <br> If the Frame Generator (within the DS3/E3 Framer block) is configured to operate in the Loop-Timing or in the Local-Timing/ Asynchronous Framing Mode: <br> This pin will function as a Framing Reference Output pin. The Frame Generator block (associated with Channel 10) will pulse this output pin "High" for one DS3/E3 bit-period, one period prior to the first bit of a given DS3 or E3 frame being applied to the DS3/E3/ STS1_DATA_IN_10 input pin. <br> If the Frame Generator (within the DS3/E3 Framer block) is configured to operate in the Local-Timing/TxDS3FP Mode: <br> This pin will function as a Framing Reference Input pin. In this mode, the user is expected to pulse this input pin "High" for one DS3 or E3 bit-period, coincident with the first bit of a given DS3 or E3 frame, being placed on the DS3/E3/STS1_DATA_IN_10 input pin. The Frame Generator block (associated with Channel 10) will synchronize its generation of DS3 or E3 frames to these framing pulses applied to this input pin. <br> Nоте: This pin is inactive if the Frame Generator block, associated with Channel 10 is by-passed. |

XRT94L43
Experience Our Connectivity.
REV. 1.0.2
SONET/SDH OC-12 TO 12XDS3/E3 MAPPER

## STS-3/STM-1 TELECOM BUS INTERFACE - TRANSMIT DIRECTION

| Pin \# | Signal Name | I/O | Signal <br> TYPE | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| AF17 | $\begin{aligned} & \text { STS3TxA_C1J1_3 } \\ & \text { TxDS3FP_11 } \\ & \text { TxSTS1PL_11 } \\ & \text { TxSBFrame_3 } \end{aligned}$ | I/O | TTL/ CMOS | STS-3/STM-1 Transmit Telecom Bus C1/J1 Byte Phase Indicator Input Signal (Channel 3); DS3/E3 Frame Generator Framing Pulse Input/Output Pin - Channel 11: <br> The function of this pin depends upon whether or not theSTS-3/STM1 Telecom Bus Interface for Channel 11 has been enabled. <br> If STS-3ISTM-1 Telecom Bus (Channel 3) has been enabled -STS-3/STM-1 Transmit Telecom Bus C1/J1 Byte Phase Indicator Input Signal (Channel 3): <br> This input pin should be pulsed "High" during both of the following conditions. <br> 1. Whenever the C1 byte is being input to the STS-3/STM-1 Transmit Telecom Bus (TXA_D_3[7:0]) input pins. <br> 2. Whenever the J1 byte is being input to the STS-3/STM-1 Transmit Telecom Bus (TXA_D_3[7:0]) input pins. <br> If STS-3/STM-1 Telecom Bus (Channel 3) is disabled - <br> TxDS3FP_11 (Transmit DS3 Frame Pulse Input/Output - Channel 11): <br> If the STS-3/STM-1 Telecom Bus (Channel 3) is disabled and if the DS3/E3 Framer block is enabled then this pin will function as either a Transmit Framing Reference input pin or as a Transmit Framing Reference output pin. <br> If the Frame Generator (within the DS3/E3 Framer block) is configured to operate in the Loop-Timing or in the Local-Timing/ Asynchronous Framing Mode: <br> This pin will function as a Framing Reference Output pin. The Frame Generator block (associated with Channel 11) will pulse this output pin "High" for one DS3/E3 bit-period, one period prior to the first bit of a given DS3 or E3 frame being applied to the DS3/E3/ STS1_DATA_IN_11 input pin. <br> If the Frame Generator (within the DS3/E3 Framer block) is configured to operate in the Local-Timing/TxDS3FP Mode: <br> This pin will function as a Framing Reference Input pin. In this mode, the user is expected to pulse this input pin "High" for one DS3 or E3 bit-period, coincident with the first bit of a given DS3 or E3 frame, being placed on the DS3/E3/STS1_DATA_IN_11 input pin. The Frame Generator block (associated with Channel 11) will synchronize its generation of DS3 or E3 frames to these framing pulses applied to this input pin. <br> Note: This pin is inactive if the Frame Generator block, associated with Channel 11 is by-passed. |

## STS-3/STM-1 TELECOM BUS INTERFACE - TRANSMIT DIRECTION

| PIN \# | Signal Name | 1/O | Signal TYPE | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| B22 | $\begin{aligned} & \text { STS3TxA_DP_0 } \\ & \text { TxDS3FP_4 } \\ & \text { TxSTS1PL_4 } \end{aligned}$ | I/O | TTL/ CMOS | STS-3/STM-1 Transmit Telecom Bus - Parity Input Pin - Channel 0; DS3/E3 Frame Generator Framing Pulse Input/Output Pin Channel 4: <br> The function of this pin depends upon whether or not theSTS-3/STM- <br> 1 Telecom Bus Interface for Channel 0 has been enabled. <br> If STS-3/STM-1 Telecom Bus (Channel 0) has been enabled - <br> STS-3ISTM-1 Transmit Telecom Bus - Parity Input Pin: <br> This input pin can be configured to function as one of the following. <br> 1. The EVEN or ODD parity value of the bits which are input via the ST3TXA_D_0[7:0] input pins. <br> 2. The EVEN or ODD parity value of the bits which are being input via the STS3TXA_D_0[7:0] input and the states of the STS3TXA_PL_0 and STS3TXA_C1J1_0 input pins. <br> Nоте: Any one of these configuration selections can be made by writing the appropriate value into the Interface Control Register - Byte 0 register (Indirect Address = 0x00, 0x3B), (Direct Address = 0x013B). <br> If STS-3/STM-1 Telecom Bus (Channel 0 ) is disabled - <br> TxDS3FP_4 (Transmit DS3 Frame Pulse Input/Output - Channel 4): <br> If the STS-3/STM-1 Telecom Bus (Channel 0 ) is disabled and if the DS3/E3 Framer block is enabled then this pin will function as either a Transmit Framing Reference input pin or as a Transmit Framing Reference output pin. <br> If the Frame Generator (within the DS3/E3 Framer block) is configured to operate in the Loop-Timing or in the Local-Timing/ Asynchronous Framing Mode: <br> This pin will function as a Framing Reference Output pin. The Frame Generator block (associated with Channel 4) will pulse this output pin "High" for one DS3/E3 bit-period, one period prior to the first bit of a given DS3 or E3 frame being applied to the DS3/E3/ STS1_DATA_IN_4 input pin. <br> If the Frame Generator (within the DS3/E3 Framer block) is configured to operate in the Local-Timing/TxDS3FP Mode: <br> This pin will function as a Framing Reference Input pin. In this mode, the user is expected to pulse this input pin "High" for one DS3 or E3 bit-period, coincident with the first bit of a given DS3 or E3 frame, being placed on the DS3/E3/STS1_DATA_IN_4 input pin. The Frame Generator block (associated with Channel 4) will synchronize its generation of DS3 or E3 frames to these framing pulses applied to this input pin. <br> Nоте: This pin is inactive if the Frame Generator block, associated with Channel 4 is by-passed. |

XRT94L43
Experience Our Connectivity.
SONET/SDH OC-12 TO 12XDS3/E3 MAPPER

## STS-3/STM-1 TELECOM BUS INTERFACE - TRANSMIT DIRECTION

| PIN \# | SIGNAL NAME | I/O | SIGNAL <br> TYPE | I/O <br> STS3TxA_DP_1 <br> TxDS3FP_5 <br> TxSTS1PL_5 |
| :--- | :--- | :--- | :--- | :--- |

## STS-3/STM-1 TELECOM BUS INTERFACE - TRANSMIT DIRECTION

| PIN \# | Signal Name | 1/O | Signal TYpe | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| AE24 | $\begin{aligned} & \text { STS3TxA_DP_2 } \\ & \text { TxDS3FP_6 } \\ & \text { TxSTS1PL_6 } \end{aligned}$ | I/O | TTL/ CMOS | STS-3/STM-1 Transmit Telecom Bus - Parity Input Pin - Channel 2, DS3/E3 Frame Generator Framing Pulse Input/Output Pin Channel 6: <br> The function of this pin depends upon whether or not theSTS-3/STM- <br> 1 Telecom Bus Interface for Channel 2 has been enabled. <br> If STS-3/STM-1 Telecom Bus (Channel 2) has been enabled - <br> STS-3ISTM-1 Transmit Telecom Bus - Parity Input Pin: <br> This input pin can be configured to function as one of the following. <br> 1. The EVEN or ODD parity value of the bits which are input via the ST3TXA_D_2[7:0] input pins. <br> 2. The EVEN or ODD parity value of the bits which are being input via the STS3TXA_D_2[7:0] input and the states of the STS3TXA_PL_2 and STS3TXA_C1J1_2 input pins. <br> Nоте: Any one of these configuration selections can be made by writing the appropriate value into the Interface Control Register - Byte 2 register (Indirect Address = 0x00, 0x39), (Direct Address = 0x0139). <br> If STS-3/STM-1 Telecom Bus (Channel 2) is disabled - <br> TxDS3FP_6 (Transmit DS3 Frame Pulse Input/Output - Channel 6): <br> If the STS-3/STM-1 Telecom Bus (Channel 2) is disabled and if the DS3/E3 Framer block is enabled then this pin will function as either a Transmit Framing Reference input pin or as a Transmit Framing Reference output pin. <br> If the Frame Generator (within the DS3/E3 Framer block) is configured to operate in the Loop-Timing or in the Local-Timing/ Asynchronous Framing Mode: <br> This pin will function as a Framing Reference Output pin. The Frame Generator block (associated with Channel 6) will pulse this output pin "High" for one DS3/E3 bit-period, one period prior to the first bit of a given DS3 or E3 frame being applied to the DS3/E3/ STS1_DATA_IN_6 input pin. <br> If the Frame Generator (within the DS3/E3 Framer block) is configured to operate in the Local-Timing/TxDS3FP Mode: <br> This pin will function as a Framing Reference Input pin. In this mode, the user is expected to pulse this input pin "High" for one DS3 or E3 bit-period, coincident with the first bit of a given DS3 or E3 frame, being placed on the DS3/E3/STS1_DATA_IN_6 input pin. The Frame Generator block (associated with Channel 6) will synchronize its generation of DS3 or E3 frames to these framing pulses applied to this input pin. <br> Nоте: This pin is inactive if the Frame Generator block, associated with Channel 6 is by-passed. |

XRT94L43
Experience Our Connectivity.
REV. 1.0.2
SONET/SDH OC-12 TO 12XDS3/E3 MAPPER

## STS-3/STM-1 TELECOM BUS INTERFACE - TRANSMIT DIRECTION

| PIN \# | Signal Name | 1/O | Signal TYPE | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| AE19 | $\begin{aligned} & \text { STS3TxA_DP_3 } \\ & \text { TxDS3FP_7 } \\ & \text { TxSTS1PL_7 } \end{aligned}$ | I/O | TTL/ CMOS | STS-3/STM-1 Transmit Telecom Bus - Parity Input Pin - Channel 3; DS3/E3 Frame Generator Framing Pulse Input/Output Pin Channel 7: <br> The function of this pin depends upon whether or not theSTS-3/STM1 Telecom Bus Interface for Channel 3 has been enabled. <br> If STS-3/STM-1 Telecom Bus (Channel 3) has been enabled -STS-3ISTM-1 Transmit Telecom Bus - Parity Input Pin: <br> This input pin can be configured to function as one of the following. <br> 1. The EVEN or ODD parity value of the bits which are input via the ST3TXA_D_3[7:0] input pins. <br> 2. The EVEN or ODD parity value of the bits which are being input via the STS3TXA_D_3[7:0] input and the states of the STS3TXA_PL_3 and STS3TXA_C1J1_3 input pins. <br> Note: Any one of these configuration selections can be made by writing the appropriate value into the Interface Control Register - Byte 3 register (Indirect Address $=0 \times 00,0 \times 38$ ), (Direct Address = 0x0138). <br> If STS-3/STM-1 Telecom Bus (Channel 0 ) is disabled - <br> TxDS3FP_7 (Transmit DS3 Frame Pulse Input/Output - Channel 7): <br> If the STS-3/STM-1 Telecom Bus (Channel 3) is disabled and if the DS3/E3 Framer block is enabled then this pin will function as either a Transmit Framing Reference input pin or as a Transmit Framing Reference output pin. <br> If the Frame Generator (within the DS3/E3 Framer block) is configured to operate in the Loop-Timing or in the Local-Timing/ Asynchronous Framing Mode: <br> This pin will function as a Framing Reference Output pin. The Frame Generator block (associated with Channel 7) will pulse this output pin "High" for one DS3/E3 bit-period, one period prior to the first bit of a given DS3 or E3 frame being applied to the DS3/E3/ STS1_DATA_IN_7 input pin. <br> If the Frame Generator (within the DS3/E3 Framer block) is configured to operate in the Local-Timing/TxDS3FP Mode: <br> This pin will function as a Framing Reference Input pin. In this mode, the user is expected to pulse this input pin "High" for one DS3 or E3 bit-period, coincident with the first bit of a given DS3 or E3 frame, being placed on the DS3/E3/STS1_DATA_IN_7 input pin. The Frame Generator block (associated with Channel 7) will synchronize its generation of DS3 or E3 frames to these framing pulses applied to this input pin. <br> Nоте: This pin is inactive if the Frame Generator block, associated with Channel 7 is by-passed. |

## STS-3/STM-1 TELECOM BUS INTERFACE - TRANSMIT DIRECTION

| PIN \# | SIGNAL NAME | I/O | SIGNAL <br> TYPE | I/OSTS3TxA_ALARM_0 <br> TxDS3FP_0 <br> TxSTS1PL_0 |
| :--- | :--- | :--- | :--- | :--- |

XRT94L43
Experience Our Connectivity.
REV. 1.0.2
SONET/SDH OC-12 TO 12XDS3/E3 MAPPER

## STS-3/STM-1 TELECOM BUS INTERFACE - TRANSMIT DIRECTION

| PIN \# | SIGNAL NAME | I/O | SIGNAL <br> TYPE | I/OSTS3TxA_ALARM_1 <br> TxDS3FP_1 <br> TxSTS1PL_1 |
| :--- | :--- | :--- | :--- | :--- |

## STS-3/STM-1 TELECOM BUS INTERFACE - TRANSMIT DIRECTION

| Pin \# | Signal Name | I/O | SignAL <br> TYPE | Description |
| :---: | :---: | :---: | :---: | :---: |
| AB26 | $\begin{aligned} & \text { STS3TxA_ALARM_2 } \\ & \text { TxDS3FP_2 } \\ & \text { TxSTS1PL_2 } \end{aligned}$ | I/O | TTL/ CMOS | Transmit STS-3/STM-1 Telecom Bus - Alarm Indicator Input Channel 2; DS3/E3 Frame Generator Framing Pulse Input/Output Pin - Channel 2: <br> The function of this pin depends upon whether or not theSTS-3/STM1 Telecom Bus Interface for Channel 2 has been enabled. <br> If STS-3/STM-1 Telecom Bus (Channel 2) has been enabled -STS-3/STM-1 Transmit Telecom Bus - Alarm Indicator Input: <br> This input pin pulses "High" coincident to any STS-1 signal (which is carrying the AIS-P indicator) being applied to the STS3TxA_D_2[7:0] input data bus. <br> Note: If the STS3TxA_ALARM_2 input signal pulses "High" for any given STS-1 signal (within the incoming STS-3), then the XRT94L43 will automatically declare an AIS-P for that STS-1 channel. <br> If STS-3/STM-1 Telecom Bus (Channel 2) is disabled TxDS3FP_2 (Transmit DS3 Frame Pulse Input/Output - Channel 2): <br> If the STS-3/STM-1 Telecom Bus (Channel 2) is disabled and if the DS3/E3 Framer block is enabled then this pin will function as either a Transmit Framing Reference input pin or as a Transmit Framing Reference output pin. <br> If the Frame Generator (within the DS3/E3 Framer block) is configured to operate in the Loop-Timing or in the Local-Timing/ Asynchronous Framing Mode: <br> This pin will function as a Framing Reference Output pin. The Frame Generator block (associated with Channel 2) will pulse this output pin "High" for one DS3/E3 bit-period, one period prior to the first bit of a given DS3 or E3 frame being applied to the DS3/E3/ STS1_DATA_IN_2 input pin. <br> If the Frame Generator (within the DS3/E3 Framer block) is configured to operate in the Local-Timing/TxDS3FP Mode: <br> This pin will function as a Framing Reference Input pin. In this mode, the user is expected to pulse this input pin "High" for one DS3 or E3 bit-period, coincident with the first bit of a given DS3 or E3 frame, being placed on the DS3/E3/STS1_DATA_IN_2 input pin. The Frame Generator block (associated with Channel 2) will synchronize its generation of DS3 or E3 frames to these framing pulses applied to this input pin. <br> Nоте: This pin is inactive if the Frame Generator block, associated with Channel 2 is by-passed. |

XRT94L43
Experience Our Connectivity.
REV. 1.0.2
SONET/SDH OC-12 TO 12XDS3/E3 MAPPER

## STS-3/STM-1 TELECOM BUS INTERFACE - TRANSMIT DIRECTION

| Pin \# | Signal Name | I/O | Signal <br> TYPE | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| AF22 | $\begin{aligned} & \text { STS3TxA_ALARM_3 } \\ & \text { TxDS3FP_3 } \\ & \text { TxSTS1PL_3 } \end{aligned}$ | I/O | TTL/ CMOS | Transmit STS-3/STM-1 Telecom Bus - Alarm Indicator Input Channel 3; DS3/E3 Frame Generator Framing Pulse Input/Output Pin - Channel 3: <br> The function of this pin depends upon whether or not theSTS-3/STM1 Telecom Bus Interface for Channel 3 has been enabled. <br> If STS-3/STM-1 Telecom Bus (Channel 3) has been enabled -STS-3/STM-1 Transmit Telecom Bus - Alarm Indicator Input: <br> This input pin pulses "High" coincident to any STS-1 signal (which is carrying the AIS-P indicator) being applied to the STS3TxA_D_3[7:0] input data bus. <br> Note: If the STS3TxA_ALARM_3 input signal pulses "High" for any given STS-1 signal (within the incoming STS-3), then the XRT94L43 will automatically declare an AIS-P for that STS-1 channel. <br> If STS-3/STM-1 Telecom Bus (Channel 3) is disabled TxDS3FP_3 (Transmit DS3 Frame Pulse Input/Output - Channel 3): <br> If the STS-3/STM-1 Telecom Bus (Channel 3) is disabled and if the DS3/E3 Framer block is enabled then this pin will function as either a Transmit Framing Reference input pin or as a Transmit Framing Reference output pin. <br> If the Frame Generator (within the DS3/E3 Framer block) is configured to operate in the Loop-Timing or in the Local-Timing/ Asynchronous Framing Mode: <br> This pin will function as a Framing Reference Output pin. The Frame Generator block (associated with Channel 3) will pulse this output pin "High" for one DS3/E3 bit-period, one period prior to the first bit of a given DS3 or E3 frame being applied to the DS3/E3/ <br> STS1_DATA_IN_3 input pin. <br> If the Frame Generator (within the DS3/E3 Framer block) is configured to operate in the Local-Timing/TxDS3FP Mode: <br> This pin will function as a Framing Reference Input pin. In this mode, the user is expected to pulse this input pin "High" for one DS3 or E3 bit-period, coincident with the first bit of a given DS3 or E3 frame, being placed on the DS3/E3/STS1_DATA_IN_3 input pin. The Frame Generator block (associated with Channel 3) will synchronize its generation of DS3 or E3 frames to these framing pulses applied to this input pin. <br> Nоте: This pin is inactive if the Frame Generator block, associated with Channel 3 is by-passed. |

## STS-3/STM-1 TELECOM BUS INTERFACE - TRANSMIT DIRECTION

| Pin \# | Signal Name | 1/0 | Signal <br> TYPE | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| C15 | $\begin{aligned} & \text { STS3TxA_D_0_0 } \\ & \text { TxSBDATA_0 } \\ & \text { RLOOP_0 } \end{aligned}$ | I/O | TTL/ CMOS | Transmit STS-3/STM-1 Telecom Bus - Channel 0 - Input Data Bus Pin Number 0/RLOOP_0 (General Purpose) output pin: <br> The function of this pin depends upon whether or not theSTS-3/STM1 Telecom Bus Interface, associated with Channel 0 is enabled. <br> If STS-3/STM-1 Telecom Bus (Channel 0) has been enabled -STS-3/STM-1 Transmit Telecom Bus - Input Data Bus Pin Number 0 : <br> This input pin along with STS3TxA_D_0[7:1] function as the STS-3/ STM-1 Transmit (Add) Telecom Bus - Input Data Bus for Channel 0. This input pin functions as the LSB (Least Significant Bit) input pin on the Transmit (Add) Telecom Bus - Input Data Bus. The STS-3/STM-1 Telecom Bus interface will sample and latch this pin upon the falling edge of STS3TxA_CLK_0. The LSB of any byte, which is being input into the STS-3/STM-1 Transmit Telecom Bus - Data Bus (for Channel 0 ) should be input via this pin. <br> If STS-3/STM-1 Telecom Bus (Channel 0 ) is disabled - RLOOP_0 (General Purpose) output Pin: <br> This output pin can be used as a general purpose output pin. <br> The state of this output pin can be controlled by writing the appropriate value into Bit 1 (RLOOP) within the Line Interface Drive Register associated with Channel 0 (Indirect Address = 0x1E, 0x80), (Direct Address = 0x1F80). <br> Nотe: For Product Legacy purposes, this pin is called RLOOP_0 because one possible application is to tie this output pin to an RLOOP (Remote Loop-back) input pin from one of Exar's XRT73LOX/XRT75LOX DS3/E3/STS-1 LIU devices. However, this output pin, and the corresponding register bit can be used for any purpose. |

XRT94L43
Experience Our Connectivity.
REV. 1.0.2
SONETISDH OC-12 TO 12XDS3/E3 MAPPER
STS-3/STM-1 TELECOM BUS INTERFACE - TRANSMIT DIRECTION

| Pin \# | Signal Name | 1/0 | Signal <br> TYPE | Description |
| :---: | :---: | :---: | :---: | :---: |
| C16 | $\begin{aligned} & \text { STS3TxA_D_0_1 } \\ & \text { TxSBDATA_1 } \\ & \text { REQ_0 } \end{aligned}$ | I/O | TTL/ CMOS | Transmit STS-3/STM-1 Telecom Bus - Channel 0 - Input Data Bus Pin Number 0/REQ_0 (General Purpose) output Pin: <br> The function of this pin depends upon whether or not theSTS-3/STM1 Telecom Bus Interface, associated with Channel 0 is enabled. <br> If STS-3/STM-1 Telecom Bus (Channel 0 ) has been enabled -STS-3/STM-1 Transmit Telecom Bus - Input Data Bus Pin Number 1: <br> This input pin along with STS3TxA_D_0[7:2] and STS3TxA_D_0_0 function as the STS-3/STM-1 Transmit (Add) Telecom Bus - Input Data Bus for Channel 0. The STS-3/STM-1 Telecom Bus interface will sample and latch this pin upon the falling edge of STS3TxA_CLK_0. <br> If STS-3/STM-1 Telecom Bus (Channel 0) is disabled - REQ_0 (General Purpose) output pin. <br> This output pin can be used as a general purpose output pin. <br> The state of this output pin can be controlled by writing the appropriate value into Bit 5 (REQB) within the Line Interface Drive Register associated with Channel 0 (Indirect Address $=0 \times 1 E, 0 \times 80$ ), (Direct Address = 0x1F01). <br> Note: For Product Legacy purposes, this pin is called REQ_0 because one possible application is to tie this output pin to an REQB (Receive Equalizer By-Pass) or REQEN (Receive Equalizer Enable) input pin from one of Exar's XRT73LOX/ XRT75LOX DS3/E3/STS-1 LIU devices. However, this output pin, and the corresponding register bit can be used for any purpose. |

STS-3/STM-1 TELECOM BUS INTERFACE - TRANSMIT DIRECTION

| PIN \# | Signal Name | 1/O | Signal TYPE | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| B19 | $\begin{aligned} & \text { STS3TxA_D_0_2 } \\ & \text { TxSBDATA_2 } \\ & \text { DS3/E3/ } \\ & \text { STS1_DATA_IN_0 } \end{aligned}$ | I | TTL | Transmit STS-3/STM-1 Telecom Bus - Channel 0 - Input Data Bus Pin Number 2/DS3/E3 Framer or Receive STS-1 TOH Processor block line interface input Pin - Channel 0 : <br> The function of this pin depends upon whether or not theSTS-3/STM1 Telecom Bus Interface, associated with Channel 0 is enabled. <br> If STS-3/STM-1 Telecom Bus (Channel 0) has been enabled -STS-3/STM-1 Transmit Telecom Bus - Input Data Bus Pin Number 2: <br> STS3TxA_D_0_2 This input pin along with STS3TxA_D_0[7:3] and STS3TxA_D_0[1:0] function as the STS-3/STM-1 Transmit (Add) Telecom Bus - Input Data Bus for Channel 0. The STS-3/STM-1 Telecom Bus interface will sample and latch this pin upon the falling edge of STS3TxA_CLK_0. <br> If STS-3/STM-1 Telecom Bus (Channel 0) is disabled - DS3/E3/ STS1_DATA_IN - DS3/E3/STS-1 Line Interface Data Input - Channel 0: <br> This input accepts single-rail, recovered DS3, E3 or STS-1 data (from a DS3/E3/STS-1 LIU IC). This input pin should be connected to the RPOS output of the DS3/E3/STS-1 LIU IC (corresponding to channel 0). <br> By default, the data that is applied to this input pin will be latched into the XRT94L43 upon the falling edge of the DS3/E3/STS1_CLK_IN_0 signal pin number F15. <br> For DS3/E3 Applications <br> The XRT94L43 can be configured to latch this input signal upon the rising edge of the DS3/E3/STS1_CLK_IN_0 signal by setting Bit 1 (DS3/E3/STS1_CLK_IN Invert), within the I/O Control Register Channel 0 (Indirect Address $=0 \times 1 E, 0 \times 01$ ), (Direct Address = 0x1F01) to a "1". <br> For STS-1 Applications <br> The XRT94L43 can not be configured to sample the DS3/E3/ STS1_DATA_IN_0 signal upon the rising edge of DS3/E3/ STS1_CLK_IN_0. |

XRT94L43
Experience Our Connectivity.

## STS-3/STM-1 TELECOM BUS INTERFACE - TRANSMIT DIRECTION

| PIN \# | SIGNAL NAME | I/O | SIGNAL <br> TYPE | DESCRIPTION |
| :--- | :--- | :---: | :---: | :--- |$|$| B23 | STS3TxA_D_0_3 <br> TxSBDATA_3 <br> DS3/E3/ <br> STS1_DATA_IN_4 |
| :--- | :--- |

STS-3/STM-1 TELECOM BUS INTERFACE - TRANSMIT DIRECTION

| PIN \# | Signal Name | 1/O | Signal TYPE | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| B25 | $\begin{aligned} & \text { STS3TxA_D_0_4 } \\ & \text { TxSBDATA_4 } \\ & \text { DS3/E3/ } \\ & \text { STS1_DATA_IN_8 } \end{aligned}$ | I | TTL | Transmit STS-3/STM-1 Telecom Bus - Channel 0 - Input Data Bus Pin Number 3/DS3/E3 Framer or Receive STS-1 TOH Processor block line interface input Pin - Channel 4: <br> The function of this pin depends upon whether or not theSTS-3/STM1 Telecom Bus Interface, associated with Channel 0 is enabled. <br> If STS-3/STM-1 Telecom Bus (Channel 0) has been enabled -STS-3/STM-1 Transmit Telecom Bus - Input Data Bus Pin Number 4: STS3TxA_D_0_4: <br> This input pin along with STS3TxA_D_0[7:5] and STS3TxA_D_0[3:0] function as the STS-3/STM-1 Transmit (Add) Telecom Bus - Input Data Bus for Channel 0. The STS-3/STM-1 Telecom Bus interface will sample and latch this pin upon the falling edge of STS3TxA_CLK_0. <br> If STS-3/STM-1 Telecom Bus (Channel 0) is disabled - DS3/E3/ STS1_DATA_IN - DS3/E3/STS-1 Line Interface Data Input - Channel 8: <br> This input accepts single-rail, recovered DS3, E3 or STS-1 data (from a DS3/E3/STS-1 LIU IC). This input pin should be connected to the RPOS output of the DS3/E3/STS-1 LIU IC (corresponding to channel 8). <br> By default, the data that is applied to this input pin will be latched into the XRT94L43 upon the falling edge of the DS3/E3/STS1_CLK_IN_8 signal pin number A24. <br> For DS3/E3 Applications <br> The XRT94L43 can be configured to latch this input signal upon the rising edge of the DS3/E3/STS1_CLK_IN_8 signal by setting Bit 1 (DS3/E3/STS1_CLK_IN Invert), within the I/O Control Register Channel 8 (Indirect Address = 0x9E, 0x01), (Direct Address = $0 x 9 F 01$ ) to a "1". <br> For STS-1 Applications: <br> The XRT94L43 can not be configured to sample the DS3/E3/ STS1_DATA_IN_8 signal upon the rising edge of Ds3/E3/ STS1_CLK_IN_8. |

XRT94L43
Experience Our Connectivity.

## STS-3/STM-1 TELECOM BUS INTERFACE - TRANSMIT DIRECTION

| Pin \# | Signal Name | 1/O | Signal <br> TYPE | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| F15 | $\begin{aligned} & \text { STS3TxA_D_0_5 } \\ & \text { TxSBDATA_5 } \\ & \text { DS3/E3/ } \\ & \text { STS1_CLK_IN_0 } \end{aligned}$ | 1 | TTL | Transmit STS-3/STM-1 Telecom Bus - Channel 0 - Input Data Bus Pin Number 5/DS3/E3 Framer or Receive STS-1 TOH Processor block line interface clock input Pin - Channel 0: <br> The function of this pin depends upon whether or not theSTS-3/STM1 Telecom Bus Interface, associated with Channel 0 is enabled. <br> If STS-3ISTM-1 Telecom Bus (Channel 0) has been enabled -STS-3/STM-1 Transmit Telecom Bus - Input Data Bus Pin Number 5: STS3TxA_D_0_5: <br> This input pin along with STS3TxA_D_0[7:6] and STS3TxA_D_0[4:0] function as the STS-3/STM-1 Transmit (Add) Telecom Bus - Input Data Bus for Channel 0. The STS-3/STM-1 Telecom Bus interface will sample and latch this pin upon the falling edge of STS3TxA_CLK_0. <br> If STS-3/STM-1 Telecom Bus (Channel 0 ) is disabled - DS3/E3/ STS1_CLK_IN - DS3/E3/STS-1 Line Interface Clock Input - Channel 0: <br> This input accepts a recovered DS3, E3 or STS-1 clock signal (from a DS3/E3/STS-1 LIU IC). This input pin should be connected to the RCLK output of the DS3/E3/STS-1 LIU IC (corresponding to channel 0 ). <br> The XRT94L43 uses this clock signal to sample and latch the data that is applied to the DS3/E3/STS1_DATA_IN_0 input pin number B19. <br> By default, the data that is applied to the DS3/E3/STS1_DATA_IN_0 input pin will be latched into the XRT94L43 upon the falling edge of this clock signal. <br> For DS3/E3 Applications <br> The XRT94L43 can be configured to latch the DS3/E3/ <br> STS1_DATA_IN_0 signal upon the rising edge of this clock signal by setting Bit 1 (DS3/E3/STS1_CLK_IN Invert), within the I/O Control Register - Channel 0 (Indirect Address = 0x1E, 0x01)," (Direct Address = 0x1F01) to a "1". <br> For STS-1 Applications <br> The XRT94L43 can not be configured to sample the DS3/E3/ STS1_DATA_IN_0 signal upon the rising edge of this clock signal. |

## STS-3/STM-1 TELECOM BUS INTERFACE - TRANSMIT DIRECTION

| PIN \# | Signal Name | 1/0 | Signal <br> TYPE | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| A22 | $\begin{aligned} & \text { STS3TxA_D_0_6 } \\ & \text { TxSBDATA_6 } \\ & \text { DS3/E3/ } \\ & \text { STS1_CLK_IN_4 } \end{aligned}$ | I | TTL | Transmit STS-3ISTM-1 Telecom Bus - Channel 0 - Input Data Bus Pin Number 6/DS3/E3 Framer or Receive STS-1 TOH Processor block line interface clock input Pin - Channel 4: <br> The function of this pin depends upon whether or not theSTS-3/STM1 Telecom Bus Interface, associated with Channel 0 is enabled. <br> If STS-3/STM-1 Telecom Bus (Channel 0) has been enabled -STS-3/STM-1 Transmit Telecom Bus - Input Data Bus Pin Number 6: STS3TxA_D_0_6: <br> This input pin along with STS3TxA_D_0_7 and STS3TxA_D_0[5:0] function as the STS-3/STM-1 Transmit (Add) Telecom Bus - Input Data Bus for Channel 0. The STS-3/STM-1 Telecom Bus interface will sample and latch this pin upon the falling edge of STS3TxA_CLK_0. <br> If STS-3/STM-1 Telecom Bus (Channel 0) is disabled - DS3/E3/ STS1_CLK_IN - DS3/E3/STS-1 Line Interface Clock Input - Channel 4: <br> This input accepts a recovered DS3, E3 or STS-1 clock signal (from a DS3/E3/STS-1 LIU IC). This input pin should be connected to the RCLK output of the DS3/E3/STS-1 LIU IC (corresponding to channel 4). <br> The XRT94L43 uses this clock signal to sample and latch the data that is applied to the DS3/E3/STS1_DATA_IN_4 input pin number B23. <br> By default, the data that is applied to the DS3/E3/STS1_DATA_IN_4 input pin will be latched into the XRT94L43 upon the falling edge of this clock signal. <br> For DS3/E3 Applications <br> The XRT94L43 can be configured to latch the DS3/E3/ <br> STS1_DATA_IN_4 signal upon the rising edge of this clock signal by setting Bit 1 (DS3/E3/STS1_CLK_IN Invert), within the I/O Control Register - Channel 4 (Indirect Address $=0 \times 5 \mathrm{E}, 0 \times 01$ ), (Direct Address $=0 \times 5$ F01) to a "1". <br> For STS-1 Applications <br> The XRT94L43 can not be configured to sample the DS3/E3/ STS1_DATA_IN_4 signal upon the rising edge of this clock signal. |

## STS-3/STM-1 TELECOM BUS INTERFACE - TRANSMIT DIRECTION

| PIN \# | Signal Name | 1/O | Signal <br> TYPE | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| A24 | $\begin{aligned} & \text { STS3TxA_D_0_7 } \\ & \text { TxSB_DATA_7 } \\ & \text { DS3/E3/ } \\ & \text { STS1_CLK_IN_8 } \end{aligned}$ | 1 | TTL | Transmit STS-3/STM-1 Telecom Bus - Channel 0 - Input Data Bus Pin Number 7IDS3/E3 Framer or Receive STS-1 TOH Processor block line interface clock input Pin - Channel 8: <br> The function of this pin depends upon whether or not theSTS-3/STM1 Telecom Bus Interface, associated with Channel 0 is enabled. <br> If STS-3/STM-1 Telecom Bus (Channel 0) has been enabled -STS-3/STM-1 Transmit Telecom Bus - Input Data Bus Pin Number 7: STS3TxA_D_0_7: <br> This input pin along with STS3TxA_D_0[6:0] function as the STS-3/ STM-1 Transmit (Add) Telecom Bus - Input Data Bus for Channel 0. The STS-3/STM-1 Telecom Bus interface will sample and latch this pin upon the falling edge of STS3TxA_CLK_0. <br> Note: This input pin functions as the MSB (Most Significant Bit) of the Transmit (Add) Telecom Bus, for Channel 0. <br> If STS-3/STM-1 Telecom Bus (Channel 0 ) is disabled - DS3/E3/ STS1_CLK_IN - DS3/E3/STS-1 Line Interface Clock Input - Channel 8: <br> This input accepts a recovered DS3, E3 or STS-1 clock signal (from a DS3/E3/STS-1 LIU IC). This input pin should be connected to the RCLK output of the DS3/E3/STS-1 LIU IC (corresponding to channel 8). <br> The XRT94L43 uses this clock signal to sample and latch the data that is applied to the DS3/E3/STS1_DATA_IN_8 input pin number B25. <br> By default, the data that is applied to the DS3/E3/STS1_DATA_IN_8 input pin will be latched into the XRT94L43 upon the falling edge of this clock signal. <br> For DS3/E3 Applications <br> The XRT94L43 can be configured to latch the DS3/E3/ <br> STS1_DATA_IN_8 signal upon the rising edge of this clock signal by setting Bit 1 (DS3/E3/STS1_CLK_IN Invert), within the I/O Control Register - Channel 8 (Indirect Address = 0x9E, 0x01), " (Direct Address = 0x9F01) to a "1". <br> For STS-1 Applications <br> The XRT94L43 can not be configured to sample the DS3/E3/ STS1_DATA_IN_8 signal upon the rising edge of this clock signal. |

## STS-3/STM-1 TELECOM BUS INTERFACE - TRANSMIT DIRECTION

| Pin \# | Signal Name | I/O | Signal <br> TYPE | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| C25 | $\begin{aligned} & \text { STS3TxA_D_1_0 } \\ & \text { TxSBDATA_0 } \\ & \text { RLOOP_1 } \end{aligned}$ | I/O | TTL | Transmit STS-3/STM-1 Telecom Bus - Channel 1 - Input Data Bus Pin Number 0/RLOOP_1 (General Purpose) output Pin: <br> The function of this pin depends upon whether or not theSTS-3/STM1 Telecom Bus Interface, associated with Channel 1 is enabled. <br> If STS-3/STM-1 Telecom Bus (Channel 1) has been enabled - <br> STS-3/STM-1 Transmit Telecom Bus - Input Data Bus Pin Number 0 : <br> This input pin along with STS3TxA_D_1[7:1] function as the STS-3/ STM-1 Transmit (Add) Telecom Bus - Input Data Bus for Channel 1. This input pin functions as the LSB (Least Significant Bit) input pin on the Transmit (Add) Telecom Bus - Input Data Bus. The STS-3/STM-1 Telecom Bus interface will sample and latch this pin upon the falling edge of STS3TxA_CLK_1. <br> The LSB of any byte, which is being input into the STS-3/STM-1 Transmit Telecom Bus - Data Bus (for Channel 1) should be input via this pin. <br> If STS-3/STM-1 Telecom Bus (Channel 1) is disabled - RLOOP_1 (General Purpose) output Pin: <br> This output pin can be used as a general purpose output pin. <br> The state of this output pin can be controlled by writing the appropriate value into Bit 1 (RLOOP) within the Line Interface Drive Register associated with Channel 1 (Indirect Address = 0x2E, 0x80), (Direct Address = 0x2F80). <br> Nотe: For Product Legacy purposes, this pin is called RLOOP_1 because one possible application is to tie this output pin to an RLOOP (Remote Loop-back) input pin from one of Exar's XRT73LOX/XRT75LOX DS3/E3/STS-1 LIU devices. However, this output pin, and the corresponding register bit can be used for any purpose. |

## STS-3/STM-1 TELECOM BUS INTERFACE - TRANSMIT DIRECTION

| Pin \# | SIGNAL NAME | I/O | SIGNAL <br> TYPE | DESCRIPTION |
| :---: | :--- | :--- | :--- | :--- |

STS-3/STM-1 TELECOM BUS INTERFACE - TRANSMIT DIRECTION

| PIN \# | Signal Name | 1/O | Signal TYPE | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| E26 | $\begin{aligned} & \text { STS3TxA_D_1_2 } \\ & \text { TxSBDATA_2 } \\ & \text { DS3/E3/ } \\ & \text { STS1_DATA_IN_1 } \end{aligned}$ | I | TTL | Transmit STS-3/STM-1 Telecom Bus - Channel 1 - Input Data Bus Pin Number 2/DS3/E3 Framer or Receive STS-1 TOH Processor block line interface input Pin - Channel 1: <br> The function of this pin depends upon whether or not theSTS-3/STM1 Telecom Bus Interface, associated with Channel 1 is enabled. <br> If STS-3/STM-1 Telecom Bus (Channel 1) has been enabled -STS-3/STM-1 Transmit Telecom Bus - Input Data Bus Pin Number 2: STS3TxA_D_1_2: <br> This input pin along with STS3TxA_D_1[7:3] and STS3TxA_D_1[1:0] function as the STS-3/STM-1 Transmit (Add) Telecom Bus - Input Data Bus for Channel 1. The STS-3/STM-1 Telecom Bus interface will sample and latch this pin upon the falling edge of STS3TxA_CLK_1. <br> If STS-3/STM-1 Telecom Bus (Channel 1) is disabled - DS3/E3/ STS1_DATA_IN - DS3/E3/STS-1 Line Interface Data Input - Channel 1: <br> This input accepts single-rail, recovered DS3, E3 or STS-1 data (from a DS3/E3/STS-1 LIU IC). This input pin should be connected to the RPOS output of the DS3/E3/STS-1 LIU IC (corresponding to channel 1). <br> By default, the data that is applied to this input pin will be latched into the XRT94L43 upon the falling edge of the DS3/E3/STS1_CLK_IN_1 signal pin number D26. <br> For DS3/E3 Applications <br> The XRT94L43 can be configured to latch this input signal upon the rising edge of the DS3/E3/STS1_CLK_IN_1 signal by setting Bit 1 (DS3/E3/STS1_CLK_IN Invert), within the I/O Control Register Channel 1 (Indirect Address = 0x2E, 0x01), (Direct Address = $0 x 2 F 01$ ) to a "1". <br> For STS-1 Applications <br> The XRT94L43 can not be configured to sample the DS3/E3/ STS1_DATA_IN_1 signal upon the rising edge of DS3/E3/ STS1_CLK_IN_1. |

## STS-3/STM-1 TELECOM BUS INTERFACE - TRANSMIT DIRECTION

| Pin \# | Signal Name | I/O | Signal <br> TYPE | Description |
| :---: | :---: | :---: | :---: | :---: |
| G24 | $\begin{aligned} & \text { STS3TxA_D_1_3 } \\ & \text { TxSBDATA_3 } \\ & \text { DS3/E3/ } \\ & \text { STS1DATA_IN_5 } \end{aligned}$ | 1 | TTL | Transmit STS-3/STM-1 Telecom Bus - Channel 1 - Input Data Bus Pin Number 3/DS3/E3 Framer or Receive STS-1 TOH Processor block line interface input Pin - Channel 5: <br> The function of this pin depends upon whether or not theSTS-3/STM1 Telecom Bus Interface, associated with Channel 1 is enabled. <br> If STS-3ISTM-1 Telecom Bus (Channel 1) has been enabled -STS-3/STM-1 Transmit Telecom Bus - Input Data Bus Pin Number 3: STS3TxA_D_1_3: <br> This input pin along with STS3TxA_D_1[7:4] and STS3TxA_D_1[2:0] function as the STS-3/STM-1 Transmit (Add) Telecom Bus - Input Data Bus for Channel 1. The STS-3/STM-1 Telecom Bus interface will sample and latch this pin upon the falling edge of STS3TxA_CLK_1. <br> If STS-3/STM-1 Telecom Bus (Channel 1) is disabled - DS3/E3/ STS1_DATA_IN - DS3/E3/STS-1 Line Interface Data Input - Channel 5: <br> This input accepts single-rail, recovered DS3, E3 or STS-1 data (from a DS3/E3/STS-1 LIU IC). This input pin should be connected to the RPOS output of the DS3/E3/STS-1 LIU IC (corresponding to channel 5). <br> By default, the data that is applied to this input pin will be latched into the XRT94L43 upon the falling edge of the DS3/E3/STS1_CLK_IN_5 signal pin number F23. <br> For DS3/E3 Applications <br> The XRT94L43 can be configured to latch this input signal upon the rising edge of the DS3/E3/STS1_CLK_IN_5 signal by setting Bit 1 (DS3/E3/STS1_CLK_IN Invert), within the I/O Control Register Channel 5 (Indirect Address = 0x6E, 0x01), (Direct Address = 0x6F01) to a "1". <br> For STS-1 Applications <br> The XRT94L43 can not be configured to sample the DS3/E3/ STS1_DATA_IN_5 signal upon the rising edge of DS3/E3/ STS1_CLK_IN_5. |

## STS-3/STM-1 TELECOM BUS INTERFACE - TRANSMIT DIRECTION

| PIN \# | Signal Name | 1/O | SignAL TYPE | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| J24 | $\begin{aligned} & \text { STS3TxA_D_1_4 } \\ & \text { TxSBDATA_4 } \\ & \text { DS3/E3/ } \\ & \text { STS1_DATA_IN_9 } \end{aligned}$ | I | TTL | Transmit STS-3/STM-1 Telecom Bus - Channel 1 - Input Data Bus Pin Number 4/DS3/E3 Framer or Receive STS-1 TOH Processor block line interface input Pin - Channel 9: <br> The function of this pin depends upon whether or not theSTS-3/STM1 Telecom Bus Interface, associated with Channel 1 is enabled. <br> If STS-3/STM-1 Telecom Bus (Channel 1) has been enabled -STS-3ISTM-1 Transmit Telecom Bus - Input Data Bus Pin Number 4: STS3TxA_D_1_4: <br> This input pin along with STS3TxA_D_1[7:5] and STS3TxA_D_1[3:0] function as the STS-3/STM-1 Transmit (Add) Telecom Bus - Input Data Bus for Channel 1. The STS-3/STM-1 Telecom Bus interface will sample and latch this pin upon the falling edge of STS3TxA_CLK_1. <br> If STS-3/STM-1 Telecom Bus (Channel 1) is disabled - DS3/E3/ STS1_DATA_IN - DS3/E3/STS-1 Line Interface Data Input - Channel 9: <br> This input accepts single-rail, recovered DS3, E3 or STS-1 data (from a DS3/E3/STS-1 LIU IC). This input pin should be connected to the RPOS output of the DS3/E3/STS-1 LIU IC (corresponding to channel 9). <br> By default, the data that is applied to this input pin will be latched into the XRT94L43 upon the falling edge of the DS3/E3/STS1_CLK_IN_9 signal pin number H23. <br> For DS3/E3 Applications <br> The XRT94L43 can be configured to latch this input signal upon the rising edge of the DS3/E3/STS1_CLK_IN_9 signal by setting Bit 1 (DS3/E3/STS1_CLK_IN Invert), within the I/O Control Register Channel 9 (Indirect Address $=0 \times A E, 0 x 01$ ), (Direct Address $=$ 0xAF01) to a "1". <br> For STS-1 Applications <br> The XRT94L43 can not be configured to sample the DS3/E3/ STS1_DATA_IN_9 signal upon the rising edge of DS3/E3/ STS1_CLK_IN_9. |

XRT94L43
Experience Our Connectivity.

## STS-3/STM-1 TELECOM BUS INTERFACE - TRANSMIT DIRECTION

| Pin \# | Signal Name | I/O | Signal <br> TYPE | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| D26 | $\begin{aligned} & \text { STS3TxA_D_1_5 } \\ & \text { DS3/E3/ } \\ & \text { STS1_Clk_IN_1 } \\ & \text { TxSBData_5 } \end{aligned}$ | 1 | TTL | Transmit STS-3/STM-1 Telecom Bus - Channel 1 - Input Data Bus Pin Number 5/DS3/E3 Framer or Receive STS-1 TOH Processor block line interface clock input Pin - Channel 1: <br> The function of this pin depends upon whether or not theSTS-3/STM1 Telecom Bus Interface, associated with Channel 1 is enabled. <br> If STS-3/STM-1 Telecom Bus (Channel 1) has been enabled -STS-3/STM-1 Transmit Telecom Bus - Input Data Bus Pin Number 5: STS3TxA_D_1_5: <br> This input pin along with STS3TxA_D_1[7:6] and STS3TxA_D_1[4:0] function as the STS-3/STM-1 Transmit (Add) Telecom Bus - Input Data Bus for Channel 1. The STS-3/STM-1 Telecom Bus interface will sample and latch this pin upon the falling edge of STS3TxA_CLK_1. <br> If STS-3/STM-1 Telecom Bus (Channel 1) is disabled - DS3/E3/ STS1_CLK_IN - DS3/E3/STS-1 Line Interface Clock Input - Channel 1: <br> This input accepts a recovered DS3, E3 or STS-1 clock signal (from a DS3/E3/STS-1 LIU IC). This input pin should be connected to the RCLK output of the DS3/E3/STS-1 LIU IC (corresponding to channel 1). The XRT94L43 uses this clock signal to sample and latch the data that is applied to the DS3/E3/STS1_DATA_IN_1 input pin number E26. <br> By default, the data that is applied to the DS3/E3/STS1_DATA_IN_1 input pin will be latched into the XRT94L43 upon the falling edge of this clock signal. <br> For DS3/E3 Applications <br> The XRT94L43 can be configured to latch the DS3/E3/ <br> STS1_DATA_IN_1 signal upon the rising edge of this clock signal by setting Bit 1 (DS3/E3/STS1_CLK_IN Invert), within the I/O Control Register - Channel 1 (Indirect Address = 0x2E, 0x01), (Direct Address = 0x2F01) to a "1". <br> For STS-1 Applications <br> The XRT94L43 can not be configured to sample the DS3/E3/ STS1_DATA_IN_1 signal upon the rising edge of this clock signal. |

## STS-3/STM-1 TELECOM BUS INTERFACE - TRANSMIT DIRECTION

| PIN \# | Signal Name | 1/0 | Signal <br> TYPE | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| F23 | $\begin{aligned} & \text { STS3TxA_D_1_6 } \\ & \text { DS3/E3/ } \\ & \text { STS1_Clk_IN_5 } \\ & \text { TxSBData_6 } \end{aligned}$ | \| | TTL | Transmit STS-3ISTM-1 Telecom Bus - Channel 1 - Input Data Bus Pin Number 6/DS3/E3 Framer or Receive STS-1 TOH Processor block line interface clock input Pin - Channel 5: <br> The function of this pin depends upon whether or not theSTS-3/STM1 Telecom Bus Interface, associated with Channel 1 is enabled. <br> If STS-3/STM-1 Telecom Bus (Channel 1) has been enabled -STS-3/STM-1 Transmit Telecom Bus - Input Data Bus Pin Number 6: STS3TxA_D_1_6: <br> This input pin along with STS3TxA_D_1_7 and STS3TxA_D_1[5:0] function as the STS-3/STM-1 Transmit (Add) Telecom Bus - Input Data Bus for Channel 1. The STS-3/STM-1 Telecom Bus interface will sample and latch this pin upon the falling edge of STS3TxA_CLK_1. <br> If STS-3/STM-1 Telecom Bus (Channel 1) is disabled - DS3/E3/ STS1_CLK_IN - DS3/E3/STS-1 Line Interface Clock Input - Channel 5: <br> This input accepts a recovered DS3, E3 or STS-1 clock signal (from a DS3/E3/STS-1 LIU IC). This input pin should be connected to the RCLK output of the DS3/E3/STS-1 LIU IC (corresponding to channel 5). The XRT94L43 uses this clock signal to sample and latch the data that is applied to the DS3/E3/STS1_DATA_IN_5 input pin number G24. <br> By default, the data that is applied to the DS3/E3/STS1_DATA_IN_5 input pin will be latched into the XRT94L43 upon the falling edge of this clock signal. <br> For DS3/E3 Applications <br> The XRT94L43 can be configured to latch the DS3/E3/ <br> STS1_DATA_IN_5 signal upon the rising edge of this clock signal by setting Bit 1 (DS3/E3/STS1_CLK_IN Invert), within the I/O Control Register - Channel 5 (Indirect Address $=0 \times 6 \mathrm{E}, 0 \times 01$ ), (Direct Address = 0x6F01) to a "1". <br> For STS-1 Applications <br> The XRT94L43 can not be configured to sample the DS3/E3/ STS1_DATA_IN_5 signal upon the rising edge of this clock signal. |

## STS-3/STM-1 TELECOM BUS INTERFACE - TRANSMIT DIRECTION

| Pin \# | Signal Name | I/O | Signal <br> TyPE | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| H23 | $\begin{aligned} & \text { STS3TxA_D_1_7 } \\ & \text { DS3/E3/ } \\ & \text { STS1_Clk_IN_9 } \\ & \text { TxSBData_7 } \end{aligned}$ | 1 | TTL | Transmit STS-3/STM-1 Telecom Bus - Channel 1 - Input Data Bus Pin Number 7IDS3/E3 Framer or Receive STS-1 TOH Processor block line interface clock input Pin - Channel 9: <br> The function of this pin depends upon whether or not theSTS-3/STM1 Telecom Bus Interface, associated with Channel 1 is enabled. <br> If STS-3/STM-1 Telecom Bus (Channel 1) has been enabled -STS-3/STM-1 Transmit Telecom Bus - Input Data Bus Pin Number 7: STS3TxA_D_1_7: <br> This input pin along with STS3TxA_D_1[6:0] function as the STS-3/ STM-1 Transmit (Add) Telecom Bus - Input Data Bus for Channel 1. The STS-3/STM-1 Telecom Bus interface will sample and latch this pin upon the falling edge of STS3TxA_CLK_1. <br> Note: This input pin functions as the MSB (Most Significant Bit) of the Transmit (Add) Telecom Bus, for Channel 1. <br> If STS-3/STM-1 Telecom Bus (Channel 1) is disabled - DS3/E3/ STS1_CLK_IN - DS3/E3/STS-1 Line Interface Clock Input - Channel 9: <br> This input accepts a recovered DS3, E3 or STS-1 clock signal (from a DS3/E3/STS-1 LIU IC). This input pin should be connected to the RCLK output of the DS3/E3/STS-1 LIU IC (corresponding to channel 9). The XRT94L43 uses this clock signal to sample and latch the data that is applied to the DS3/E3/STS1_DATA_IN_9 input pin number J24. <br> By default, the data that is applied to the DS3/E3/STS1_DATA_IN_9 input pin will be latched into the XRT94L43 upon the falling edge of this clock signal. <br> For DS3/E3 Applications <br> The XRT94L43 can be configured to latch the DS3/E3/ <br> STS1_DATA_IN_9 signal upon the rising edge of this clock signal by setting Bit 1 (DS3/E3/STS1_CLK_IN Invert), within the I/O Control Register - Channel 9 (Indirect Address = 0xAE, 0x01), " (Direct Address = 0xAF01) to a "1". <br> For STS-1 Applications <br> The XRT94L43 can not be configured to sample the DS3/E3/ STS1_DATA_IN_9 signal upon the rising edge of this clock signal. |

## STS-3/STM-1 TELECOM BUS INTERFACE - TRANSMIT DIRECTION

| Pin \# | Signal Name | I/O | Signal <br> TyPE | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| AD26 | $\begin{array}{\|l} \hline \text { STS3TxA_D_2_0 } \\ \text { RLOOP_2 } \\ \text { TxSBData_0 } \end{array}$ | I/O | TTL | Transmit STS-3/STM-1 Telecom Bus - Channel 2 - Input Data Bus Pin Number 0/RLOOP_2 (General Purpose) output Pin: <br> The function of this pin depends upon whether or not theSTS-3/STM1 Telecom Bus Interface, associated with Channel 2 is enabled. <br> If STS-3/STM-1 Telecom Bus (Channel 2) has been enabled -STS-3/STM-1 Transmit Telecom Bus - Input Data Bus Pin Number 0 : <br> This input pin along with STS3TxA_D_2[7:1] function as the STS-3/ STM-1 Transmit (Add) Telecom Bus - Input Data Bus for Channel 2. This input pin functions as the LSB (Least Significant Bit) input pin on the Transmit (Add) Telecom Bus - Input Data Bus. The STS-3/STM-1 Telecom Bus interface will sample and latch this pin upon the falling edge of STS3TxA_CLK_2. <br> The LSB of any byte, which is being input into the STS-3/STM-1 Transmit Telecom Bus - Data Bus (for Channel 2) should be input via this pin. <br> If STS-3/STM-1 Telecom Bus (Channel 2) is disabled - RLOOP_2 (General Purpose) output Pin: <br> This output pin can be used as a general purpose output pin. <br> The state of this output pin can be controlled by writing the appropriate value into Bit 1 (RLOOP) within the Line Interface Drive Register associated with Channel 2 (Indirect Address $=0 \times 3 E, 0 \times 80$ ), (Direct Address = 0x3F80). <br> Note: For Product Legacy purposes, this pin is called RLOOP_2 because one possible application is to tie this output pin to an RLOOP (Remote Loop-back) input pin from one of Exar's XRT73LOX/XRT75LOX DS3/E3/STS-1 LIU devices. However, this output pin, and the corresponding register bit can be used for any purpose. |

XRT94L43
Experience Our Connectivity.
REV. 1.0.2
SONETISDH OC-12 TO 12XDS3/E3 MAPPER
STS-3/STM-1 TELECOM BUS INTERFACE - TRANSMIT DIRECTION

| PIN \# | SIGNAL NAME | I/O | SIGNAL <br> TYPE | DESCRIPTION |
| :--- | :--- | :--- | :--- | :--- |

## STS-3/STM-1 TELECOM BUS INTERFACE - TRANSMIT DIRECTION

| PIN \# | Signal Name | 1/O | Signal TYPE | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| V24 | $\begin{aligned} & \text { STS3TxA_D_2_2 } \\ & \text { DS3/E3/ } \\ & \text { STS1_Data_IN_2 } \\ & \text { TxSBData_2 } \end{aligned}$ | 1 | TTL | Transmit STS-3/STM-1 Telecom Bus - Channel 2 - Input Data Bus Pin Number 2/DS3/E3 Framer or Receive STS-1 TOH Processor block line interface input Pin - Channel 2: <br> The function of this pin depends upon whether or not theSTS-3/STM1 Telecom Bus Interface, associated with Channel 2 is enabled. <br> If STS-3/STM-1 Telecom Bus (Channel 2) has been enabled -STS-3/STM-1 Transmit Telecom Bus - Input Data Bus Pin Number 2: STS3TxA_D_2_2: <br> This input pin along with STS3TxA_D_2[7:3] and STS3TxA_D_2[1:0] function as the STS-3/STM-1 Transmit (Add) Telecom Bus - Input Data Bus for Channel 2. The STS-3/STM-1 Telecom Bus interface will sample and latch this pin upon the falling edge of STS3TxA_CLK_2. <br> If STS-3/STM-1 Telecom Bus (Channel 2) is disabled - DS3/E3/ STS1_DATA_IN - DS3/E3/STS-1 Line Interface Data Input - Channel 2: <br> This input accepts single-rail, recovered DS3, E3 or STS-1 data (from a DS3/E3/STS-1 LIU IC). This input pin should be connected to the RPOS output of the DS3/E3/STS-1 LIU IC (corresponding to channel 2). <br> By default, the data that is applied to this input pin will be latched into the XRT94L43 upon the falling edge of the DS3/E3/STS1_CLK_IN_2 signal pin number V25. <br> For DS3/E3 Applications <br> The XRT94L43 can be configured to latch this input signal upon the rising edge of the DS3/E3/STS1_CLK_IN_2 signal by setting Bit 1 (DS3/E3/STS1_CLK_IN Invert), within the I/O Control Register Channel 2 (Indirect Address = 0x3E, 0x01), (Direct Address = $0 \times 3 F 01$ ) to a "1". <br> For STS-1 Applications <br> The XRT94L43 can not be configured to sample the DS3/E3/ STS1_DATA_IN_2 signal upon the rising edge of DS3/E3/ STS1_CLK_IN_2. |

XRT94L43
Experience Our Connectivity.

## STS-3/STM-1 TELECOM BUS INTERFACE - TRANSMIT DIRECTION

| Pin \# | Signal Name | I/O | Signal <br> TYPE | Description |
| :---: | :---: | :---: | :---: | :---: |
| AD24 | $\begin{aligned} & \text { STS3TxA_D_2_3 } \\ & \text { DS3/E3/ } \\ & \text { STS1_Data_IN_6 } \\ & \text { TxSBData_3 } \end{aligned}$ | 1 | TTL | Transmit STS-3/STM-1 Telecom Bus - Channel 2 - Input Data Bus Pin Number 3/DS3/E3 Framer or Receive STS-1 TOH Processor block line interface input Pin - Channel 6: <br> The function of this pin depends upon whether or not theSTS-3/STM1 Telecom Bus Interface, associated with Channel 2 is enabled. <br> If STS-3/STM-1 Telecom Bus (Channel 2) has been enabled -STS-3ISTM-1 Transmit Telecom Bus - Input Data Bus Pin Number 3: STS3TxA_D_2_3: <br> This input pin along with STS3TxA_D_2[7:4] and STS3TxA_D_2[2:0] function as the STS-3/STM-1 Transmit (Add) Telecom Bus - Input Data Bus for Channel 2. The STS-3/STM-1 Telecom Bus interface will sample and latch this pin upon the falling edge of STS3TxA_CLK_2. <br> If STS-3/STM-1 Telecom Bus (Channel 2) is disabled - DS3/E3/ STS1_DATA_IN - DS3/E3/STS-1 Line Interface Data Input - Channel 6: <br> This input accepts single-rail, recovered DS3, E3 or STS-1 data (from a DS3/E3/STS-1 LIU IC). This input pin should be connected to the RPOS output of the DS3/E3/STS-1 LIU IC (corresponding to channel 6). <br> By default, the data that is applied to this input pin will be latched into the XRT94L43 upon the falling edge of the DS3/E3/STS1_CLK_IN_6 signal pin number Y22. <br> For DS3/E3 Applications <br> The XRT94L43 can be configured to latch this input signal upon the rising edge of the DS3/E3/STS1_CLK_IN_6 signal by setting Bit 1 (DS3/E3/STS1_CLK_IN Invert), within the I/O Control Register Channel 6 (Indirect Address = 0x7E, 0x01), (Direct Address = 0x7F01) to a "1". <br> For STS-1 Applications <br> The XRT94L43 can not be configured to sample the DS3/E3/ STS1_DATA_IN_6 signal upon the rising edge of DS3/E3/ STS1_CLK_IN_6. |

STS-3/STM-1 TELECOM BUS INTERFACE - TRANSMIT DIRECTION

| PIN \# | Signal Name | 1/O | SignAL TYPE | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| AF25 | $\begin{aligned} & \text { STS3TxA_D_2_4 } \\ & \text { DS3/E3/ } \\ & \text { STS1_Data_IN_10 } \\ & \text { TxSBData_4 } \end{aligned}$ | I | TTL | Transmit STS-3/STM-1 Telecom Bus - Channel 2 - Input Data Bus Pin Number 4/DS3/E3 Framer or Receive STS-1 TOH Processor block line interface input Pin - Channel 10: <br> The function of this pin depends upon whether or not theSTS-3/STM1 Telecom Bus Interface, associated with Channel 2 is enabled. <br> If STS-3/STM-1 Telecom Bus (Channel 2) has been enabled -STS-3/STM-1 Transmit Telecom Bus - Input Data Bus Pin Number 4: STS3TxA_D_2_4: <br> This input pin along with STS3TxA_D_2[7:5] and STS3TxA_D_2[3:0] function as the STS-3/STM-1 Transmit (Add) Telecom Bus - Input Data Bus for Channel 2. The STS-3/STM-1 Telecom Bus interface will sample and latch this pin upon the falling edge of STS3TxA_CLK_2. <br> If STS-3/STM-1 Telecom Bus (Channel 2) is disabled - DS3/E3/ STS1_DATA_IN - DS3/E3/STS-1 Line Interface Data Input - Channel 10: <br> This input accepts single-rail, recovered DS3, E3 or STS-1 data (from a DS3/E3/STS-1 LIU IC). This input pin should be connected to the RPOS output of the DS3/E3/STS-1 LIU IC (corresponding to channel 10). <br> By default, the data that is applied to this input pin will be latched into the XRT94L43 upon the falling edge of the DS3/E3/ STS1_CLK_IN_10 signal pin number AB22. <br> For DS3/E3 Applications <br> The XRT94L43 can be configured to latch this input signal upon the rising edge of the DS3/E3/STS1_CLK_IN_10 signal by setting Bit 1 (DS3/E3/STS1_CLK_IN Invert), within the I/O Control Register Channel 10 (Indirect Address = 0xBE, 0x01), (Direct Address = 0xBF01) to a "1". <br> For STS-1 Applications <br> The XRT94L43 can not be configured to sample the DS3/E3/ STS1_DATA_IN_10 signal upon the rising edge of DS3/E3/ STS1_CLK_IN_10. |

XRT94L43
Experience Our Connectivity.

## STS-3/STM-1 TELECOM BUS INTERFACE - TRANSMIT DIRECTION

| Pin \# | Signal Name | I/O | Signal <br> TYPE | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| V25 | $\begin{aligned} & \text { STS3TxA_D_2_5 } \\ & \text { DS3/E3/ } \\ & \text { STS1_Clk_IN_2 } \\ & \text { TxSBData_5 } \end{aligned}$ | 1 | TTL | Transmit STS-3/STM-1 Telecom Bus - Channel 2 - Input Data Bus Pin Number 5/DS3/E3 Framer or Receive STS-1 TOH Processor block line interface clock input Pin - Channel 2: <br> The function of this pin depends upon whether or not theSTS-3/STM1 Telecom Bus Interface, associated with Channel 2 is enabled. <br> If STS-3/STM-1 Telecom Bus (Channel 2) has been enabled -STS-3/STM-1 Transmit Telecom Bus - Input Data Bus Pin Number 5: STS3TxA_D_2_5: <br> This input pin along with STS3TxA_D_2[7:6] and STS3TxA_D_2[4:0] function as the STS-3/STM-1 Transmit (Add) Telecom Bus - Input Data Bus for Channel 2. The STS-3/STM-1 Telecom Bus interface will sample and latch this pin upon the falling edge of STS3TxA_CLK_2. <br> If STS-3/STM-1 Telecom Bus (Channel 2) is disabled - DS3/E3/ STS1_CLK_IN - DS3/E3/STS-1 Line Interface Clock Input - Channel 2: <br> This input accepts a recovered DS3, E3 or STS-1 clock signal (from a DS3/E3/STS-1 LIU IC). This input pin should be connected to the RCLK output of the DS3/E3/STS-1 LIU IC (corresponding to channel 2). The XRT94L43 uses this clock signal to sample and latch the data that is applied to the DS3/E3/STS1_DATA_IN_2 input pin number V24. <br> By default, the data that is applied to the DS3/E3/STS1_DATA_IN_2 input pin will be latched into the XRT94L43 upon the falling edge of this clock signal. <br> For DS3/E3 Applications <br> The XRT94L43 can be configured to latch the DS3/E3/ <br> STS1_DATA_IN_2 signal upon the rising edge of this clock signal by setting Bit 1 (DS3/E3/STS1_CLK_IN Invert), within the I/O Control Register - Channel 2 (Indirect Address $=0 \times 3 E, 0 \times 01$ ), (Direct Address = 0x3F01) to a "1". <br> For STS-1 Applications <br> The XRT94L43 can not be configured to sample the DS3/E3/ STS1_DATA_IN_2 signal upon the rising edge of this clock signal. |

## STS-3/STM-1 TELECOM BUS INTERFACE - TRANSMIT DIRECTION

| PIN \# | Signal Name | 1/0 | Signal <br> TYPE | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| Y22 | $\begin{aligned} & \text { STS3TxA_D_2_6 } \\ & \text { DS3/E3/ } \\ & \text { STS1_Clk_IN_6 } \\ & \text { TxSBData_6 } \end{aligned}$ | \| | TTL | Transmit STS-3ISTM-1 Telecom Bus - Channel 2 - Input Data Bus Pin Number 6/DS3/E3 Framer or Receive STS-1 TOH Processor block line interface clock input Pin - Channel 6: <br> The function of this pin depends upon whether or not theSTS-3/STM1 Telecom Bus Interface, associated with Channel 2 is enabled. <br> If STS-3/STM-1 Telecom Bus (Channel 2) has been enabled -STS-3/STM-1 Transmit Telecom Bus - Input Data Bus Pin Number 6: STS3TxA_D_2_6: <br> This input pin along with STS3TxA_D_2_7 and STS3TxA_D_2[5:0] function as the STS-3/STM-1 Transmit (Add) Telecom Bus - Input Data Bus for Channel 2. The STS-3/STM-1 Telecom Bus interface will sample and latch this pin upon the falling edge of STS3TxA_CLK_2. <br> If STS-3/STM-1 Telecom Bus (Channel 2) is disabled - DS3/E3/ STS1_CLK_IN - DS3/E3/STS-1 Line Interface Clock Input - Channel 6: <br> This input accepts a recovered DS3, E3 or STS-1 clock signal (from a DS3/E3/STS-1 LIU IC). This input pin should be connected to the RCLK output of the DS3/E3/STS-1 LIU IC (corresponding to channel <br> 6). The XRT94L43 uses this clock signal to sample and latch the data that is applied to the DS3/E3/STS1_DATA_IN_6 input pin number AD24. <br> By default, the data that is applied to the DS3/E3/STS1_DATA_IN_6 input pin will be latched into the XRT94L43 upon the falling edge of this clock signal. <br> For DS3/E3 Applications <br> The XRT94L43 can be configured to latch the DS3/E3/ <br> STS1_DATA_IN_6 signal upon the rising edge of this clock signal by setting Bit 1 (DS3/E3/STS1_CLK_IN Invert), within the I/O Control Register - Channel 6 (Indirect Address $=0 \times 7 E$, 0x01), (Direct Address = 0x7F01) to a "1". <br> For STS-1 Applications <br> The XRT94L43 can not be configured to sample the DS3/E3/ STS1_DATA_IN_6 signal upon the rising edge of this clock signal. |

XRT94L43
Experience Our Connectivity.

## STS-3/STM-1 TELECOM BUS INTERFACE - TRANSMIT DIRECTION

| Pin \# | Signal Name | I/O | Signal <br> TYPE | Description |
| :---: | :---: | :---: | :---: | :---: |
| AB22 | $\begin{aligned} & \text { STS3TxA_D_2_7 } \\ & \text { DS3/E3/ } \\ & \text { STS1_Clk_IN_10 } \\ & \text { TxSBData_7 } \end{aligned}$ | 1 | TTL | Transmit STS-3/STM-1 Telecom Bus - Channel 2 - Input Data Bus Pin Number 7IDS3/E3 Framer or Receive STS-1 TOH Processor block line interface clock input Pin - Channel 10: <br> The function of this pin depends upon whether or not theSTS-3/STM1 Telecom Bus Interface, associated with Channel 2 is enabled. <br> If STS-3/STM-1 Telecom Bus (Channel 2) has been enabled -STS-3ISTM-1 Transmit Telecom Bus - Input Data Bus Pin Number 7: STS3TxA_D_2_7: <br> This input pin along with STS3TxA_D_2[6:0] function as the STS-3/ STM-1 Transmit (Add) Telecom Bus - Input Data Bus for Channel 2. The STS-3/STM-1 Telecom Bus interface will sample and latch this pin upon the falling edge of STS3TxA_CLK_2. <br> Note: This input pin functions as the MSB (Most Significant Bit) of the Transmit (Add) Telecom Bus, for Channel 2. <br> If STS-3/STM-1 Telecom Bus (Channel 2) is disabled - DS3/E3/ STS1_CLK_IN - DS3/E3/STS-1 Line Interface Clock Input - Channel 10: <br> This input accepts a recovered DS3, E3 or STS-1 clock signal (from a DS3/E3/STS-1 LIU IC). This input pin should be connected to the RCLK output of the DS3/E3/STS-1 LIU IC (corresponding to channel 10). The XRT94L43 uses this clock signal to sample and latch the data that is applied to the DS3/E3/STS1_DATA_IN_10 input pin number AF25. <br> By default, the data that is applied to the DS3/E3/ <br> STS1_DATA_IN_10 input pin will be latched into the XRT94L43 upon the falling edge of this clock signal. <br> For DS3/E3 Applications <br> The XRT94L43 can be configured to latch the DS3/E3/ <br> STS1_DATA_IN_10 signal upon the rising edge of this clock signal by setting Bit 1 (DS3/E3/STS1_CLK_IN Invert), within the I/O Control Register - Channel 10 (Indirect Address = 0xBE, 0x01), (Direct Address = 0xBF01) to a "1". <br> For STS-1 Applications <br> The XRT94L43 can not be configured to sample the DS3/E3/ STS1_DATA_IN_10 signal upon the rising edge of this clock signal. |

## STS-3/STM-1 TELECOM BUS INTERFACE - TRANSMIT DIRECTION

| Pin \# | SigNAL NamE | 1/0 | Signal TYPE | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| AC18 | $\begin{aligned} & \text { STS3TxA_D_3_0 } \\ & \text { RLOOP_3 } \\ & \text { TxSBData_0 } \end{aligned}$ | I/O | TTL/ CMOS | Transmit STS-3/STM-1 Telecom Bus - Channel 3 - Input Data Bus Pin Number 0/RLOOP_3 General Purpose) output Pin: <br> The function of this pin depends upon whether or not theSTS-3/STM1 Telecom Bus Interface, associated with Channel 2 is enabled. <br> If STS-3/STM-1 Telecom Bus (Channel 3) has been enabled -STS-3/STM-1 Transmit Telecom Bus - Input Data Bus Pin Number 0: <br> This input pin along with STS3TxA_D_3[7:1] function as the STS-3/ STM-1 Transmit (Add) Telecom Bus - Input Data Bus for Channel 3. This input pin functions as the LSB (Least Significant Bit) input pin on the Transmit (Add) Telecom Bus - Input Data Bus. The STS-3/STM-1 Telecom Bus interface will sample and latch this pin upon the falling edge of STS3TxA_CLK_3. The LSB of any byte, which is being input into the STS-3/STM-1 Transmit Telecom Bus - Data Bus (for Channel <br> 3) should be input via this pin. <br> If STS-3/STM-1 Telecom Bus (Channel 3) is disabled - RLOOP_3 (General Purpose) output Pin. <br> This output pin can be used as a general purpose output pin. <br> The state of this output pin can be controlled by writing the appropriate value into Bit 1 (RLOOP) within the Line Interface Drive Register associated with Channel 3 (Indirect Address = 0x4E, 0x80), (Direct Address = 0x4F80). <br> Note: For Product Legacy purposes, this pin is called RLOOP_3 because one possible application is to tie this output pin to an RLOOP (Remote Loop-back) input pin from one of Exar's XRT73LOX/XRT75LOX DS3/E3/STS-1 LIU devices. However, this output pin, and the corresponding register bit can be used for any purpose. |

XRT94L43
Experience Our Connectivity.
REV. 1.0.2
SONETISDH OC-12 TO 12XDS3/E3 MAPPER
STS-3/STM-1 TELECOM BUS INTERFACE - TRANSMIT DIRECTION

| Pin \# | Signal Name | 1/0 | Signal <br> TYPE | Description |
| :---: | :---: | :---: | :---: | :---: |
| AB18 | ```STS3TxA_D_3_1 REQ_3 TxSBData_1``` | I/O | TTL/ CMOS | Transmit STS-3/STM-1 Telecom Bus - Channel 3 - Input Data Bus Pin Number 1/REQ_3 (General Purpose) output Pin: <br> The function of this pin depends upon whether or not theSTS-3/STM1 Telecom Bus Interface, associated with Channel 3 is enabled. <br> If STS-3/STM-1 Telecom Bus (Channel 3) has been enabled -STS-3ISTM-1 Transmit Telecom Bus - Input Data Bus Pin Number 1: <br> This input pin along with STS3TxA_D_3[7:2] and STS3TxA_D_3_0 function as the STS-3/STM-1 Transmit (Add) Telecom Bus - Input Data Bus for Channel 3. The STS-3/STM-1 Telecom Bus interface will sample and latch this pin upon the falling edge of STS3TxA_CLK_3. <br> If STS-3/STM-1 Telecom Bus (Channel 3) is disabled - REQ_3 (General Purpose) output Pin. <br> This output pin can be used as a general purpose output pin. <br> The state of this output pin can be controlled by writing the appropriate value into Bit 5 (REQB) within the Line Interface Drive Register associated with Channel 3 (Indirect Address $=0 \times 4 E, 0 \times 80$ ), (Direct Address $=0 \times 4 F 80$ ). <br> Note: For Product Legacy purposes, this pin is called REQ_3 because one possible application is to tie this output pin to an REQB (Receive Equalizer By-Pass) or REQEN (Receive Equalizer Enable) input pin from one of Exar's XRT73LOX/ XRT75LOX DS3/E3/STS-1 LIU devices. However, this output pin, and the corresponding register bit can be used for any purpose. |

STS-3/STM-1 TELECOM BUS INTERFACE - TRANSMIT DIRECTION

| PIN \# | Signal Name | 1/O | Signal TYPE | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| AA20 | $\begin{aligned} & \text { STS3TxA_D_3_2 } \\ & \text { DS3/E3/ } \\ & \text { STS1_Data_IN_3 } \\ & \text { TxSBData_2 } \end{aligned}$ | 1 | TTL | Transmit STS-3/STM-1 Telecom Bus - Channel 3 - Input Data Bus Pin Number 2/DS3/E3 Framer or Receive STS-1 TOH Processor block line interface input Pin - Channel 3: <br> The function of this pin depends upon whether or not theSTS-3/STM1 Telecom Bus Interface, associated with Channel 3 is enabled. <br> If STS-3/STM-1 Telecom Bus (Channel 3) has been enabled -STS-3ISTM-1 Transmit Telecom Bus - Input Data Bus Pin Number 2: STS3TxA_D_3_2: <br> This input pin along with STS3TxA_D_3[7:3] and STS3TxA_D_3[1:0] function as the STS-3/STM-1 Transmit (Add) Telecom Bus - Input Data Bus for Channel 3. The STS-3/STM-1 Telecom Bus interface will sample and latch this pin upon the falling edge of STS3TxA_CLK_3. <br> If STS-3/STM-1 Telecom Bus (Channel 3) is disabled - DS3/E3/ STS1_DATA_IN - DS3/E3/STS-1 Line Interface Data Input - Channel 3: <br> This input accepts single-rail, recovered DS3, E3 or STS-1 data (from a DS3/E3/STS-1 LIU IC). This input pin should be connected to the RPOS output of the DS3/E3/STS-1 LIU IC (corresponding to channel 3). <br> By default, the data that is applied to this input pin will be latched into the XRT94L43 upon the falling edge of the DS3/E3/STS1_CLK_IN_3 signal pin number AD22. <br> For DS3/E3 Applications <br> The XRT94L43 can be configured to latch this input signal upon the rising edge of the DS3/E3/STS1_CLK_IN_3 signal by setting Bit 1 (DS3/E3/STS1_CLK_IN Invert), within the I/O Control Register Channel 3 (Indirect Address = 0x4E, 0x01), (Direct Address = 0x4F01) to a "1". <br> For STS-1 Applications <br> The XRT94L43 can not be configured to sample the DS3/E3/ STS1_DATA_IN_3 signal upon the rising edge of DS3/E3/ STS1_CLK_IN_3. |

XRT94L43
Experience Our Connectivity.

## STS-3/STM-1 TELECOM BUS INTERFACE - TRANSMIT DIRECTION

| PIN \# | SIGNAL NAME | I/O | SIGNAL <br> TYPE | DESCRIPTION |
| :--- | :--- | :---: | :---: | :--- |$|$|  | STS3TxA_D_3_3 <br> DS3/E3/ <br> STS1_Data_IN_7 <br> TxSBData_3 |
| :--- | :--- |
| AB19 |  |

STS-3/STM-1 TELECOM BUS INTERFACE - TRANSMIT DIRECTION

| PIN \# | Signal Name | I/O | Signal <br> TyPE | Description |
| :---: | :---: | :---: | :---: | :---: |
| AD16 | $\begin{aligned} & \text { STS3TxA_D_3_4 } \\ & \text { DS3/E3/ } \\ & \text { STS1_Data_IN_11 } \\ & \text { TxSBData_4 } \end{aligned}$ | 1 | TTL | Transmit STS-3/STM-1 Telecom Bus - Channel 3 - Input Data Bus Pin Number 4/DS3/E3 Framer or Receive STS-1 TOH Processor block line interface input Pin - Channel 11 (DS3/E3/ <br> STS1_DATA_IN_11): <br> The function of this pin depends upon whether or not theSTS-3/STM1 Telecom Bus Interface, associated with Channel 3 is enabled. <br> If STS-3/STM-1 Telecom Bus (Channel 3) has been enabled -STS-3/STM-1 Transmit Telecom Bus - Input Data Bus Pin Number 4: STS3TxA_D_3_4: <br> This input pin along with STS3TxA_D_3[7:5] and STS3TxA_D_3[3:0] function as the STS-3/STM-1 Transmit (Add) Telecom Bus - Input Data Bus for Channel 3. The STS-3/STM-1 Telecom Bus interface will sample and latch this pin upon the falling edge of STS3TxA_CLK_3. <br> If STS-3/STM-1 Telecom Bus (Channel 3) is disabled - DS3/E3/ STS1_DATA_IN - DS3/E3/STS-1 Line Interface Data Input - Channel 11: <br> This input accepts single-rail, recovered DS3, E3 or STS-1 data (from a DS3/E3/STS-1 LIU IC). This input pin should be connected to the RPOS output of the DS3/E3/STS-1 LIU IC (corresponding to channel 11). <br> By default, the data that is applied to this input pin will be latched into the XRT94L43 upon the falling edge of the DS3/E3/ STS1_CLK_IN_11 signal pin number AB16. <br> For DS3/E3 Applications <br> The XRT94L43 can be configured to latch this input signal upon the rising edge of the DS3/E3/STS1_CLK_IN_11 signal by setting Bit 1 (DS3/E3/STS1_CLK_IN Invert), within the I/O Control Register Channel 11 (Indirect Address $=0 \times C E, 0 \times 01$ ), (Direct Address = 0xCF01) to a "1". <br> For STS-1 Applications <br> The XRT94L43 can not be configured to sample the DS3/E3/ STS1_DATA_IN_11 signal upon the rising edge of DS3/E3/ STS1_CLK_IN_11. |

XRT94L43
Experience Our Connectivity.

## STS-3/STM-1 TELECOM BUS INTERFACE - TRANSMIT DIRECTION

| Pin \# | Signal Name | I/O | Signal <br> TYPE | Description |
| :---: | :---: | :---: | :---: | :---: |
| AD22 | $\begin{aligned} & \text { STS3TxA_D_3_5 } \\ & \text { DS3/E3/ } \\ & \text { STS1_Clk_IN_3 } \\ & \text { TxSBData_5 } \end{aligned}$ | 1 | TTL | Transmit STS-3/STM-1 Telecom Bus - Channel 3 - Input Data Bus Pin Number 5/DS3/E3 Framer or Receive STS-1 TOH Processor block line interface clock input Pin - Channel 3: <br> The function of this pin depends upon whether or not theSTS-3/STM1 Telecom Bus Interface, associated with Channel 3 is enabled. <br> If STS-3ISTM-1 Telecom Bus (Channel 3) has been enabled -STS-3/STM-1 Transmit Telecom Bus - Input Data Bus Pin Number 5: STS3TxA_D_3_5: <br> This input pin along with STS3TxA_D_3[7:6] and STS3TxA_D_3[4:0] function as the STS-3/STM-1 Transmit (Add) Telecom Bus - Input Data Bus for Channel 3. The STS-3/STM-1 Telecom Bus interface will sample and latch this pin upon the falling edge of STS3TxA_CLK_3. <br> If STS-3/STM-1 Telecom Bus (Channel 3) is disabled - DS3/E3/ STS1_CLK_IN - DS3/E3/STS-1 Line Interface Clock Input - Channel 3: <br> This input accepts a recovered DS3, E3 or STS-1 clock signal (from a DS3/E3/STS-1 LIU IC). This input pin should be connected to the RCLK output of the DS3/E3/STS-1 LIU IC (corresponding to channel 3). The XRT94L43 uses this clock signal to sample and latch the data that is applied to the DS3/E3/STS1_DATA_IN_3 input pin number AA20. <br> By default, the data that is applied to the DS3/E3/STS1_DATA_IN_3 input pin will be latched into the XRT94L43 upon the falling edge of this clock signal. <br> For DS3/E3 Applications <br> The XRT94L43 can be configured to latch the DS3/E3/ <br> STS1_DATA_IN_3 signal upon the rising edge of this clock signal by setting Bit 1 (DS3/E3/STS1_CLK_IN Invert), within the I/O Control Register - Channel 3 (Indirect Address = 0x4E, 0x01), (Direct Address = 0x4F01) to a "1". <br> For STS-1 Applications <br> The XRT94L43 can not be configured to sample the DS3/E3/ STS1_DATA_IN_3 signal upon the rising edge of this clock signal. |

## STS-3/STM-1 TELECOM BUS INTERFACE - TRANSMIT DIRECTION

| PIN \# | Signal Name | 1/0 | Signal <br> TYPE | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| AA19 | $\begin{aligned} & \text { STS3TxA_D_3_6 } \\ & \text { DS3/E3/ } \\ & \text { STS1_Clk_IN_7 } \\ & \text { TxSBData_6 } \end{aligned}$ | I | TTL | Transmit STS-3ISTM-1 Telecom Bus - Channel 3 - Input Data Bus Pin Number 6/DS3/E3 Framer or Receive STS-1 TOH Processor block line interface clock input Pin - Channel 7: <br> The function of this pin depends upon whether or not theSTS-3/STM1 Telecom Bus Interface, associated with Channel 3 is enabled. <br> If STS-3/STM-1 Telecom Bus (Channel 3) has been enabled -STS-3ISTM-1 Transmit Telecom Bus - Input Data Bus Pin Number 6: STS3TxA_D_3_6: <br> This input pin along with STS3TxA_D_3_7 and STS3TxA_D_3[5:0] function as the STS-3/STM-1 Transmit (Add) Telecom Bus - Input Data Bus for Channel 3. The STS-3/STM-1 Telecom Bus interface will sample and latch this pin upon the falling edge of STS3TxA_CLK_3. <br> If STS-3/STM-1 Telecom Bus (Channel 3) is disabled - DS3/E3/ STS1_CLK_IN - DS3/E3/STS-1 Line Interface Clock Input - Channel 7: <br> This input accepts a recovered DS3, E3 or STS-1 clock signal (from a DS3/E3/STS-1 LIU IC). This input pin should be connected to the RCLK output of the DS3/E3/STS-1 LIU IC (corresponding to channel <br> 7). The XRT94L43 uses this clock signal to sample and latch the data that is applied to the DS3/E3/STS1_DATA_IN_7 input pin number AB19. <br> By default, the data that is applied to the DS3/E3/STS1_DATA_IN_7 input pin will be latched into the XRT94L43 upon the falling edge of this clock signal. <br> For DS3/E3 Applications <br> The XRT94L43 can be configured to latch the DS3/E3/ <br> STS1_DATA_IN_7 signal upon the rising edge of this clock signal by setting Bit 1 (DS3/E3/STS1_CLK_IN Invert), within the I/O Control Register - Channel 7 (Indirect Address $=0 \times 8 \mathrm{E}, 0 \times 01$ ), (Direct Address = 0x8F01) to a "1". <br> For STS-1 Applications <br> The XRT94L43 can not be configured to sample the DS3/E3/ STS1_DATA_IN_7 signal upon the rising edge of this clock signal. |

XRT94L43
Experience Our Connectivity.

## STS-3/STM-1 TELECOM BUS INTERFACE - TRANSMIT DIRECTION

| Pin \# | Signal Name | I/O | Signal <br> TYPE | Description |
| :---: | :---: | :---: | :---: | :---: |
| AB16 | $\begin{aligned} & \text { STS3TxA_D_3_7 } \\ & \text { DS3/E3/ } \\ & \text { STS1_Clk_IN_11 } \\ & \text { TxSBData_7 } \end{aligned}$ | 1 | TTL | Transmit STS-3/STM-1 Telecom Bus - Channel 3 - Input Data Bus Pin Number 7IDS3/E3 Framer or Receive STS-1 TOH Processor block line interface clock input Pin - Channel 11: <br> The function of this pin depends upon whether or not theSTS-3/STM1 Telecom Bus Interface, associated with Channel 3 is enabled. <br> If STS-3/STM-1 Telecom Bus (Channel 3) has been enabled -STS-3ISTM-1 Transmit Telecom Bus - Input Data Bus Pin Number 7: STS3TxA_D_3_7: <br> This input pin along with STS3TxA_D_3[6:0] function as the STS-3/ STM-1 Transmit (Add) Telecom Bus - Input Data Bus for Channel 3. The STS-3/STM-1 Telecom Bus interface will sample and latch this pin upon the falling edge of STS3TxA_CLK_3. <br> Note: This input pin functions as the MSB (Most Significant Bit) of the Transmit (Add) Telecom Bus, for Channel 3. <br> If STS-3/STM-1 Telecom Bus (Channel 3) is disabled - DS3/E3/ STS1_CLK_IN - DS3/E3/STS-1 Line Interface Clock Input - Channel 11: <br> This input accepts a recovered DS3, E3 or STS-1 clock signal (from a DS3/E3/STS-1 LIU IC). This input pin should be connected to the RCLK output of the DS3/E3/STS-1 LIU IC (corresponding to channel 11). The XRT94L43 uses this clock signal to sample and latch the data that is applied to the DS3/E3/STS1_DATA_IN_11 input pin number AD16. <br> By default, the data that is applied to the DS3/E3/STS1_DATA_IN_11 input pin will be latched into the XRT94L43 upon the falling edge of this clock signal. <br> For DS3/E3 Applications <br> The XRT94L43 can be configured to latch the DS3/E3/ <br> STS1_DATA_IN_11 signal upon the rising edge of this clock signal by setting Bit 1 (DS3/E3/STS1_CLK_IN Invert), within the I/O Control Register - Channel 11 (Indirect Address = 0xCE, 0x01), (Direct Address = 0xCF01) to a "1". <br> For STS-1 Applications <br> The XRT94L43 can not be configured to sample the DS3/E3/ STS1_DATA_IN_11 signal upon the rising edge of this clock signal. |

## STS-3/STM-1 TELECOM BUS INTERFACE - TRANSMIT DIRECTION

| PIN \# | Signal Name | I/O | Signal <br> Type | Description |
| :---: | :---: | :---: | :---: | :---: |
| AB25 | TxREFCLK SSE_POS | O | CMOS | Transmit STS-3/STM-1 Telecom Bus Reference Clock Output Pin/Slow-Speed Interface - Egress - Positive Data I/O: <br> The exact function of this pin depends upon whether or not theSTS-3/STM-1 Telecom Bus is enabled, and whether the Slow-Speed Interface is enabled. <br> Transmit STS-3ISTM-1 Telecom Bus Reference Clock Output Pin: <br> This pin generates a 19.44 MHz clock signal that is ultimately derived from the Clock Synthesizer block (within the XRT94L43 device). <br> If the user configures the STS-3/STM-1 Telecom Bus Interface to operate in the "Re-Phase OFF" mode, then the device (or entity) that is transmitting STS-3/STM-1 data (to the Transmit STS-3/STM-1 Telecom Bus Interface) must synchronizes its data transmission to this output signal. <br> The user is not required to use this signal if the STS-3/STM-1 Telecom Bus Interface has been configured to operate in the "Re-Phase ON" Mode. <br> SSE_POS (Slow-Speed Interface - Egress - Port is enabled): <br> If the Slow-Speed Interface - Egress (SSE) Port is enabled, then this pin will function as either the SSE_POS output pin or the SSE_POS input pin. If the user configures the SSE port to operate in the "Insert" Mode, then the SSE port will be configured to replace any "userselected" Egress DS3/E3 or STS-1 data-stream (within the XRT94L43 device) with the data that is applied to the SSE_POS and SSE_NEG input pins. More specifically, in the "Insert" Mode, this pin will function as the "SSE_POS" input pin. In this case, the SSE port will sample and latch the contents of the input pin (along with the SSE_NEG, in a Dual-Rail manner) upon the falling edge of the SSE_CLK input clock signal. <br> If the user configures the SSE port to operate in the "Extract" Mode, then the SSE port will output any "user-selected" Egress DS3/E3 or STS-1 signal (within the XRT94L43 device) via this output port. More specifically, in the "Extract Mode" this pin will function as the "SSE_POS" output pin. In this case, the SSE port will output data via this pin, along with the SSE_POS output pin (in a Dual-Rail Manner) upon the rising edge of the SSE_CLK output signal. |

STS-3/STM-1 TELECOM BUS INTERFACE - TRANSMIT DIRECTION

| PIN \# | Signal Name | 1/O | Signal TYPE | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| AA24 | TxSBFP_OUT SSI_NEG | O | CMOS | Transmit STS-3/STM-1 Telecom Bus Framing Pulse Output Pin: <br> This pin generates a pulse at an 8 kHz rate. This signal is ultimately derived from the Clock Synthesizer block (within the XRT94L43). <br> If the STS-3/STM-1 Telecom Bus Interface is configured to operate in the "Re-Phase OFF" Mode, then the devices (or entities) that are transmitting STS-3/STM-1 data (to the Transmit STS-3/STM-1 Telecom Bus Interface) must synchronize their STS-3/STM-1 frame transmission to this output signal. <br> In the Re-Phase OFF Mode, each device or entity must align their STS-3/STM-1 Frame transmission to this signal, in order to insure that all four Transmit STS-3/STM-1 Telecom Bus Interfaces are presented with TOH data simultaneously. <br> Transmit STS-3/STM-1 Telecom Bus Framing Pulse Output Pin/ Slow-Speed Interface - Ingress - Negative Data I/O: <br> The exact function of this pin depends upon whether or not theSTS-3/STM-1 Telecom Bus is enabled and whether the Slow-Speed Interface is enabled. <br> Transmit STS-3/STM-1 Telecom Bus Framing Pulse Output Pin: <br> This pin generates a pulse at an 8 kHz rate. This signal is ultimately derived from the Clock Synthesizer block (within the XRT94L43). <br> If the user configures the STS-3/STM-1 Telecom Bus Interface to operate in the "Re-Phase OFF" Mode, then the devices (or entities) that is transmitting STS-3/STM-1 data (to the Transmit STS-3/STM-1 Telecom Bus Interface) must synchronize its STS-3/STM-1 frame transmission to this output signal. <br> In the Re-Phase OFF Mode, each device or entity must align their STS-3/STM-1 Frame transmission to this signal, in order to insure that all four Transmit STS-3/STM-1 Telecom Bus Interfaces are presented with TOH data simultaneously. <br> SSI_NEG (Slow-Speed Interface - Ingress Port is enabled): <br> If the Slow-Speed Interface - Ingress (SSI) Port is enabled, then this pin will function as either the SSI_NEG output pin or the SSI_NEG input pin. <br> If the user configures the SSI port to operate in the "Insert" Mode, then the SSI port will be configured to replace any "user-selected" Ingress DS3/E3 or STS-1 data-stream (within the XRT94L43 device) with the data that is applied to the SSI_POS and SSI_NEG input pins. More specifically, in the "Insert" Mode, this pin will function as the SSI_NEG input pin. In this case, the SSI port will sample and latch the contents of this input pin (along with the SSI_POS input pin, in a Dual-Rail Manner) upon the falling edge of the SSI_CLK input clock signal. <br> If the user configures the SSI port to operate in the "Extract" Mode, then the SSI port will output any "user-selected" Ingress DS3/E3 or STS-1 signal (within the XRT94L43 device) via this output port. More specifically, in the "Extract Mode" this pin will function as the "SSI_NEG" output pin. In this case, the SSI port will output data via this pin, along with the SSI_POS output pin (in a Dual-Rail Manner) upon the rising edge of the SSI_CLK output signal. |

## RXSTS-1 TOH/POH INTERFACE

| Pin \# | Signal Name | 1/0 | Signal <br> TyPE | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} \text { A14 } \\ \text { F20 } \\ \text { K25 } \\ \text { AD18 } \\ \text { E16 } \\ \text { H22 } \\ \text { AA25 } \\ \text { AC15 } \\ \text { E19 } \\ \text { K22 } \\ \text { AD23 } \\ \text { AA12 } \end{gathered}$ | RxSTS1OHSel_0 <br> RxSTS1OHSel_1 <br> RxSTS1OHSel_2 <br> RxSTS1OHSel_3 <br> RxSTS1OHSel_4 <br> RxSTS1OHSel_5 <br> RxSTS1OHSel_6 <br> RxSTS1OHSel_7 <br> RxSTS1OHSel_8 <br> RxSTS1OHSel_9 <br> RxSTS1OHSel_10 <br> RxSTS1OHSel_11 | O | CMOS | Receive STS-1 TOH and POH Output Port - POH Data Indicator: <br> These output pins, along with RxSTS1OHClk_n, <br> RxSTS1OHFrame_n and RxSTS1OH_n function as the Receive <br> STS-1 TOH and POH Output Port. <br> These output pins indicate whether POH or TOH data is being output via the RxSTS1OH_n output pins. <br> These output pins will toggle "High" coincident with the POH data as it is being output via the RxSTS1OH_n output pins. Conversely, these output pins will toggle "Low" coincident with the TOH data as it is being output via the RxSTS1OH_n output pins. <br> Note: These output pins are updated upon the falling edge of RxSTS1OHClk_n. As a consequence, external circuitry, receiving this data, should sample this data upon the rising edge of RxSTS1OHCIk_n. |
| $\begin{gathered} \text { D11 } \\ \text { G22 } \\ \text { U23 } \\ \text { AD20 } \\ \text { B15 } \\ \text { J21 } \\ \text { AA26 } \\ \text { AF15 } \\ \text { E17 } \\ \text { K23 } \\ \text { AF26 } \\ \text { AD11 } \end{gathered}$ | RxSTS1OH_0 <br> RxSTS1OH_1 <br> RxSTS1OH_2 <br> RxSTS1OH_3 <br> RxSTS1OH_4 <br> RxSTS1OH_5 <br> RxSTS1OH_6 <br> RxSTS1OH_7 <br> RxSTS1OH_8 <br> RxSTS1OH_9 <br> RxSTS1OH_10 <br> RxSTS1OH_11 | O | cmos | Receive STS-1 TOH and POH Output Port - Output pin: <br> These output pins, along with RxSTS1OHSel_n, RxSTS1OHClk_n and RxSTS1OHFrame_n function as the Receive STS-1 TOH and POH Output Port. <br> Each bit, within the TOH and POH bytes (within the incoming STS-1 data stream) is updated upon the falling edge of RxSTS1OHClk_n. As a consequence, external circuitry receiving this data, should sample this data upon the rising edge of RxSTS1OHClk_n. <br> Notes: <br> 1. The external circuitry can determine whether or not it is receiving POH or TOH data via this output pin. The RxSTS1OHSel_n output pin will be "High" anytime POH data is being output via these output pins. Conversely, the RxSTS1OHSel_n output pin will be "Low" anytime TOH data is being output via these output pins. <br> 2. TOH and POH data, associated with Receive STS-1 TOH and $P O H$ Processor Block - Channel 0 will be output via the RxSTS1OH_0, and so on. |

## RXSTS-1 TOH/POH INTERFACE

| PIN \# | Signal Name | 1/0 | Signal TYPE | Description |
| :---: | :---: | :---: | :---: | :---: |
| F12 <br> F22 <br> T24 <br> AE20 <br> A18 <br> H21 <br> AB24 <br> AE16 <br> E18 <br> K26 <br> AA23 <br> AF10 | RxSTS1OHClk_0 <br> RxSTS1OHClk_1 <br> RxSTS1OHClk_2 <br> RxSTS1OHClk_3 <br> RxSTS1OHClk_4 <br> RxSTS1OHCIk_5 <br> RxSTS1OHClk_6 <br> RxSTS1OHClk_7 <br> RxSTS1OHClk_8 <br> RxSTS1OHClk_9 <br> RxSTS1OHClk_10 <br> RxSTS1OHClk_11 | O | CMOS | Receive STS-1 TOH and POH Output Port - Clock Output signal: <br> These output pins, along with RxSTS1OH_n, RxSTS1OHFrame_n, and RxSTS1OHSel_n function as the Receive STS-1 TOH and POH Output Port. <br> These output pins function as the Clock Output signals for the Receive STS-1 TOH and POH Output Port. The RxSTS1OH_n, RxSTS1Frame_n and RxSTS1OHSel_n output pins are updated upon the falling edge of this clock signal. |
| D12 <br> E22 <br> U26 <br> AF18 <br> B17 <br> J22 <br> W22 <br> AF12 <br> F19 <br> K24 <br> AF23 <br> AD10 | RxSTS1OHFrame_0 <br> RxSTS1OHFrame_1 <br> RxSTS1OHFrame_2 <br> RxSTS1OHFrame_3 <br> RxSTS1OHFrame_4 <br> RxSTS1OHFrame_5 <br> RxSTS1OHFrame_6 <br> RxSTS1OHFrame_7 <br> RxSTS1OHFrame_8 <br> RxSTS1OHFrame_9 <br> RxSTS1OHFrame_1 <br> 0 <br> RxSTS1OHFrame_11 | 0 | CMOS | Receive STS-1 TOH and POH Output Port - Frame Boundary Indicator: <br> These output pins, along with RxSTS1OH_n, RxSTS1OHSel_n and RxSTS1OHClk_n function as the Receive STS-1 TOH and POH Output Port. <br> These output pins will pulse "High" coincident with either of the following events. <br> 1. When the very first TOH byte (A1), of a given STS-1 frame, is being output via the corresponding RxSTS1OH_n output pin. <br> 2. When the very first POH byte (J1), of a given STS-1 frame, is being output via the corresponding RxSTS1OH_n output pin. <br> Note: The external circuitry can determine whether these output pins are pulsing "High" for the first TOH or POH byte by checking the state of the corresponding RxSTS1OHSel_n output pin. |

## STS-3/STM-1 TELECOM BUS INTERFACE - RECEIVE DIRECTION

| Pin \# | Signal Name | 1/0 | Signal <br> TYPE | Description |
| :---: | :---: | :---: | :---: | :---: |
| A20 | $\begin{aligned} & \text { STS3RxD_CLK_0 } \\ & \text { RxSBCIkLLOOP_0 } \end{aligned}$ | O | CMOS | Receive STS-3/STM-1 Telecom Bus Clock Output - Channel 0; LLOOP_0 (General Purpose) Output Pin: <br> The function of this input pin depends upon whether or not theSTS-3/STM-1 Telecom Bus Interface associated with Channel 0 is enabled. <br> If STS-3/STM-1 Telecom Bus (Channel 0) has been enabled - STS-3/STM-1 Receive Telecom Bus Clock Output - Channel 0; STS3RxD_CLK_0: <br> All signals, which is output via the Receive Telecom Bus Channel 0 is clocked out upon the rising edge of this clock signal. This includes the following signals. <br> - STS3RxD_D_0[7:0] <br> - STS3RxD_ALARM_0 <br> - STS3RxD_DP_0 <br> - STS3RxD_PL_0 <br> - STS3RxD_C1J1_0 <br> This clock signal will operate at 19.44 MHz . <br> If STS-3/STM-1 Telecom Bus (Channel 0 ) is disabled LLOOP_0 (General Purpose) Output Pin: <br> This output pin can be used as a general purpose output pin. <br> The state of this output pin can be controlled by writing the appropriate value into Bit 0 (LLOOP) within the Line Interface Drive Register associated with Channel 0 (Indirect Address = $0 \times 1 \mathrm{E}, 0 \times 80$ ), (Direct Address = 0x1F80). <br> Note: For Product Legacy purposes, this pin is called LLOOP_0 because one possible application is to tie this output pin to an LLOOP (Local Loop-back) input pin from one of Exar's XRT73LOX/XRT75L0X DS3/E3/ STS-1 LIU devices. However, this output pin, and the corresponding register bit can be used for any purpose. |

## STS-3/STM-1 TELECOM BUS INTERFACE - RECEIVE DIRECTION

| PIN \# | Signal Name | 1/O | SIGNAL TYPE | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| D23 | STS3RxD_CLK_1 RxSBCIkLLOOP_1 | O | CMOS | Receive STS-3/STM-1 Telecom Bus Clock Output - Channel 1; LLOOP_1 (General Purpose) Output Pin: <br> The function of this input pin depends upon whether or not theSTS-3/STM-1 Telecom Bus Interface associated with Channel 1 is enabled. <br> If STS-3/STM-1 Telecom Bus (Channel 1) has been enabled - STS-3ISTM-1 Receive Telecom Bus Clock Output - Channel 1; STS3RxD_CLK_1: <br> All signals, which is output via the Receive Telecom Bus Channel 1 is clocked out upon the rising edge of this clock signal. This includes the following signals. <br> - STS3RxD_D_1[7:0] <br> - STS3RxD_ALARM_1 <br> - STS3RxD_DP_1 <br> - STS3RxD_PL_1 <br> - STS3RxD_C1J1_1 <br> This clock signal will operate at 19.44 MHz . <br> If STS-3/STM-1 Telecom Bus (Channel 1 ) is disabled LLOOP_1 (General Purpose) Output Pin: <br> This output pin can be used as a general purpose output pin. <br> The state of this output pin can be controlled by writing the appropriate value into Bit 0 (LLOOP) within the Line Interface Drive Register associated with Channel 1 (Indirect Address = 0x2E, 0x80), (Direct Address = 0x2F80). <br> Note: For Product Legacy purposes, this pin is called LLOOP_1 because one possible application is to tie this output pin to an LLOOP (Local Loop-back) input pin from one of Exar's XRT73LOX/XRT75LOX DS3/E3/ STS-1 LIU devices. However, this output pin, and the corresponding register bit can be used for any purpose. |

## STS-3/STM-1 TELECOM BUS INTERFACE - RECEIVE DIRECTION

| Pin \# | Signal Name | 1/O | Signal <br> TyPE | Description |
| :---: | :---: | :---: | :---: | :---: |
| W23 | STS3RxD_CLK_2 <br> RxSBClkLLOOP_2 | O | CMOS | Receive STS-3/STM-1 Telecom Bus Clock Output - Channel 2; LLOOP_2 (General Purpose) Output Pin: <br> The function of this input pin depends upon whether or not theSTS-3/STM-1 Telecom Bus Interface associated with Channel 2 is enabled. <br> If STS-3/STM-1 Telecom Bus (Channel 2) has been enabled - STS-3/STM-1 Receive Telecom Bus Clock Output - Channel 2; STS3RxD_CLK_2: <br> All signals, which is output via the Receive Telecom Bus Channel 2 is clocked out upon the rising edge of this clock signal. This includes the following signals. <br> - STS3RxD_D_2[7:0] <br> - STS3RxD_ALARM_2 <br> - STS3RxD_DP_2 <br> - STS3RxD_PL_2 <br> - STS3RxD_C1J1_2 <br> This clock signal will operate at 19.44 MHz . <br> If STS-3/STM-1 Telecom Bus (Channel 2) is disabled LLOOP_2 (General Purpose) Output Pin: <br> This output pin can be used as a general purpose output pin. <br> The state of this output pin can be controlled by writing the appropriate value into Bit 0 (LLOOP) within the Line Interface Drive Register associated with Channel 2 (Indirect Address = 0x3E, 0x80), (Direct Address $=0 \times 3 F 80$ ). <br> Note: For Product Legacy purposes, this pin is called LLOOP_2 because one possible application is to tie this output pin to an LLOOP (Local Loop-back) input pin from one of Exar's XRT73L0X/XRT75L0X DS3/E3/ STS-1 LIU devices. However, this output pin, and the corresponding register bit can be used for any purpose. |

## STS-3/STM-1 TELECOM BUS INTERFACE - RECEIVE DIRECTION

| PIN \# | Signal Name | 1/O | SIGNAL TYPE | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| AF20 | STS3RxD_CLK_3 RxSBCIkLLOOP_3 | O | CMOS | Receive STS-3/STM-1 Telecom Bus Clock Output - Channel 3; LLOOP_3 (General Purpose) Output Pin: <br> The function of this input pin depends upon whether or not theSTS-3/STM-1 Telecom Bus Interface associated with Channel 3 is enabled. <br> If STS-3/STM-1 Telecom Bus (Channel 3) has been enabled - STS-3/STM-1 Receive Telecom Bus Clock Output - Channel 3; STS3RxD_CLK_3: <br> All signals, which is output via the Receive Telecom Bus Channel 3 is clocked out upon the rising edge of this clock signal. This includes the following signals. <br> - STS3RxD_D_3[7:0] <br> - STS3RxD_ALARM_3 <br> - STS3RxD_DP_3 <br> - STS3RxD_PL_3 <br> - STS3RxD_C1J1_3 <br> This clock signal will operate at 19.44 MHz . <br> If STS-3/STM-1 Telecom Bus (Channel 3) is disabled LLOOP_3 (General Purpose) Output Pin: <br> This output pin can be used as a general purpose output pin. <br> The state of this output pin can be controlled by writing the appropriate value into Bit 0 (LLOOP) within the Line Interface Drive Register associated with Channel 3 (Indirect Address = 0x4E, 0x80), (Direct Address = 0x4F80). <br> Note: For Product Legacy purposes, this pin is called LLOOP_3 because one possible application is to tie this output pin to an LLOOP (Local Loop-back) input pin from one of Exar's XRT73LOX/XRT75LOX DS3/E3/ STS-1 LIU devices. However, this output pin, and the corresponding register bit can be used for any purpose. |

## STS-3/STM-1 TELECOM BUS INTERFACE - RECEIVE DIRECTION

| Pin \# | Signal Name | 1/0 | SignAL <br> TYPE | Description |
| :---: | :---: | :---: | :---: | :---: |
| A21 | $\begin{aligned} & \text { STS3RxD_PL_0 } \\ & \text { TAOS_0 } \end{aligned}$ | O | CMOS | STS-3/STM-1 Receive (Drop) Telecom Bus - Payload Indicator Output Signal - Channel 0/TAOS_0 (General Purpose) output Pin - Channel 0 : <br> The function of this output pin depends upon whether or not theSTS-3/STM-1 Telecom Bus Interface block associated with Channel 0 has been enabled or disabled. <br> If the STS-3ISTM-1 Telecom Bus Interface (associated with Channel 0) is enabled - STS-3/STS-1 Receive (Drop) Telecom Bus - Payload Indicator Output - STS3RxD_PL_0: <br> This output pin indicates whether or not Transport Overhead bytes are being output via the STS3RXD_D_0[7:0] output pins. <br> This output pin is pulled "Low" for the duration that the STS-3/ STM-1 Receive Telecom Bus is transmitting a Transport Overhead byte via the STS3RXD_D_0[7:0] output pins. <br> Conversely, this output pin is pulled "High" for the duration that the STS-3/STM-1 Receive Telecom Bus is transmitting something other than a Transport Overhead byte via the STS3RXD_D_0[7:0] output pins. <br> If the STS-3/STM-1 Telecom Bus Interface (associated with Channel 0) is disabled - TAOS_0 (General Purpose) output Pin - Channel 0: <br> This output pin can be used as a general purpose output pin. <br> The state of this output pin can be controlled by writing the appropriate value into Bit 4 (TAOS) within the Line Interface Drive Register associated with Channel 0 (Indirect Address = 0x1E, 0x80), (Direct Address = 0x1F80). <br> Note: For Product Legacy purposes, this pin is called TAOS_0 because one possible application is to tie this output pin to an TAOS (Transmit All Ones) input pin from one of Exar's XRT73LOX/XRT75LOX DS3/E3/STS-1 LIU devices. However, this output pin, and the corresponding register bit can be used for any purpose. |


| Pin \# | Signal Name | I/O | Signal <br> TyPE | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| D24 | $\begin{aligned} & \text { STS3RxD_PL_1 } \\ & \text { TAOS_1 } \end{aligned}$ | O | CMOS | STS-3/STM-1 Receive (Drop) Telecom Bus - Payload Indicator Output Signal - Channel 1/TAOS_1 (General Purpose) output Pin - Channel 1: <br> The function of this output pin depends upon whether or not theSTS-3/STM-1 Telecom Bus Interface block associated with Channel 1 has been enabled or disabled. <br> If the STS-3/STM-1 Telecom Bus Interface (associated with Channel 1) is enabled - STS-3/STS-1 Receive (Drop) Telecom Bus - Payload Indicator Output - STS3RxD_PL_1: <br> This output pin indicates whether or not Transport Overhead bytes are being output via the STS3RXD_D_1[7:0] output pins. <br> This output pin is pulled "Low" for the duration that the STS-3/ STM-1 Receive Telecom Bus is transmitting a Transport Overhead byte via the STS3RXD_D_1[7:0] output pins. <br> Conversely, this output pin is pulled "High" for the duration that the STS-3/STM-1 Receive Telecom Bus is transmitting something other than a Transport Overhead byte via the STS3RXD_D_1[7:0] output pins. <br> If the STS-3/STM-1 Telecom Bus Interface (associated with Channel 1) is disabled - TAOS_1 (General Purpose) output Pin - Channel 1: <br> This output pin can be used as a general purpose output pin. The state of this output pin can be controlled by writing the appropriate value into Bit 4 (TAOS) within the Line Interface Drive Register associated with Channel 1 (Indirect Address = 0x2E, 0x80), (Direct Address = 0x2F80). <br> Nоте: For Product Legacy purposes, this pin is called TAOS_1 because one possible application is to tie this output pin to an TAOS (Transmit All Ones) input pin from one of Exar's XRT73LOX/XRT75LOX DS3/E3/STS-1 LIU devices. However, this output pin, and the corresponding register bit can be used for any purpose. |

## STS-3/STM-1 TELECOM BUS INTERFACE - RECEIVE DIRECTION

| Pin \# | Signal Name | I/O | SignAL <br> TYPE | Description |
| :---: | :---: | :---: | :---: | :---: |
| V23 | $\begin{aligned} & \text { STS3RxD_PL_2 } \\ & \text { TAOS_2 } \end{aligned}$ | O | CMOS | STS-3/STM-1 Receive (Drop) Telecom Bus - Payload Indicator Output Signal - Channel 2/TAOS_2 (General Purpose) output Pin - Channel 2: <br> The function of this output pin depends upon whether or not theSTS-3/STM-1 Telecom Bus Interface block associated with Channel 2 has been enabled or disabled. <br> If the STS-3ISTM-1 Telecom Bus Interface (associated with Channel 2) is enabled - STS-3/STS-1 Receive (Drop) Telecom Bus - Payload Indicator Output - STS3RxD_PL_2: <br> This output pin indicates whether or not Transport Overhead bytes are being output via the STS3RXD_D_2[7:0] output pins. <br> This output pin is pulled "Low" for the duration that the STS-3/ STM-1 Receive Telecom Bus is transmitting a Transport Overhead byte via the STS3RXD_D_2[7:0] output pins. <br> Conversely, this output pin is pulled "High" for the duration that the STS-3/STM-1 Receive Telecom Bus is transmitting something other than a Transport Overhead byte via the STS3RXD_D_2[7:0] output pins. <br> If the STS-3/STM-1 Telecom Bus Interface (associated with Channel 2) is disabled - TAOS_2 (General Purpose) output Pin - Channel 2: <br> This output pin can be used as a general purpose output pin. <br> The state of this output pin can be controlled by writing the appropriate value into Bit 4 (TAOS) within the Line Interface Drive Register associated with Channel 2 (Indirect Address = 0x3E, 0x80), (Direct Address = 0x3F80). <br> Note: For Product Legacy purposes, this pin is called TAOS_2 because one possible application is to tie this output pin to an TAOS (Transmit All Ones) input pin from one of Exar's XRT73LOX/XRT75LOX DS3/E3/STS-1 LIU devices. However, this output pin, and the corresponding register bit can be used for any purpose. |

## STS-3/STM-1 TELECOM BUS INTERFACE - RECEIVE DIRECTION

| PIN \# | Signal Name | 1/0 | Signal <br> Type | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| AF21 | $\begin{aligned} & \text { STS3RxD_PL_3 } \\ & \text { TAOS_3 } \end{aligned}$ | O | CMOS | STS-3/STM-1 Receive (Drop) Telecom Bus - Payload Indicator Output Signal - Channel 3/TAOS_3 (General Purpose) output Pin - Channel 3: <br> The function of this output pin depends upon whether or not theSTS-3/STM-1 Telecom Bus Interface block associated with Channel 3 has been enabled or disabled. <br> If the STS-3/STM-1 Telecom Bus Interface (associated with Channel 3) is enabled - STS-3/STS-1 Receive (Drop) Telecom Bus - Payload Indicator Output - STS3RxD_PL_3: <br> This output pin indicates whether or not Transport Overhead bytes are being output via the STS3RXD_D_3[7:0] output pins. This output pin is pulled "Low" for the duration that the STS-3/ STM-1 Receive Telecom Bus is transmitting a Transport Overhead byte via the STS3RXD_D_3[7:0] output pins. <br> Conversely, this output pin is pulled "High" for the duration that the STS-3/STM-1 Receive Telecom Bus is transmitting something other than a Transport Overhead byte via the STS3RXD_D_3[7:0] output pins. <br> If the STS-3/STM-1 Telecom Bus Interface (associated with Channel 3) is disabled - TAOS_3 (General Purpose) output Pin - Channel 3: <br> This output pin can be used as a general purpose output pin. The state of this output pin can be controlled by writing the appropriate value into Bit 4 (TAOS) within the Line Interface Drive Register associated with Channel 3 (Indirect Address = $0 \times 4 \mathrm{E}, 0 \times 80$ ), (Direct Address $=0 \times 4 F 80$ ). <br> Note: For Product Legacy purposes, this pin is called TAOS_3 because one possible application is to tie this output pin to an TAOS (Transmit All Ones) input pin from one of Exar's XRT73LOXIXRT75LOX DS3/E3/STS-1 LIU devices. However, this output pin, and the corresponding register bit can be used for any purpose. |

## STS-3/STM-1 TELECOM BUS INTERFACE - RECEIVE DIRECTION

| Pin \# | Signal Name | 1/0 | Signal <br> Type | Description |
| :---: | :---: | :---: | :---: | :---: |
| C23 | $\begin{aligned} & \text { STS3RxD_C1J1_0 } \\ & \text { RxDS3FP_8 } \\ & \text { TxSTS1FP_8 } \\ & \text { RxSBFrame_0 } \end{aligned}$ | O | CMOS | STS-3/STM-1 Receive Telecom Bus - C1/J1 Byte Phase Indicator Output Signal - Channel 0; DS3/E3 Frame Synchronizer Framing Pulse Output Pin - Channel 8: <br> The function of this output pin depends upon whether or not theSTS-3/STM-1 Telecom Bus Interface for Channel 0 has been enabled. <br> If STS-3/STM-1 Telecom Bus (Channel 0) has been enabled - STS-3/STM-1 Receive Telecom Bus - C1/J1 Byte Phase Indicator Output Signal: <br> This output pin pulses "High" under the following two conditions. <br> 1. Whenever the C 1 byte is being output via the STS3RxD_D_0[7:0] output, and <br> 2. Whenever the J1 byte is being output via the STS3RxD_D_0[7:0] output.1: <br> Notes: <br> 1. The STS-3/STM-1 Receive (Drop) Telecom Bus (associated with Channel 0) will indicate that it is transmitting the C1 byte (via the STS3RxD_D_0[7:0] output pins), by pulsing this output pin "High" (for one period of STS3RXD_CLK_0) and keeping the STS3RXD_PL_0 output pin pulled "Low". <br> 2. The STS-3/STM-1 Receive (Drop) Telecom Bus (associated with Channel 0) will indicate that it is transmitting the J1 byte (via the STS3RXD_D_0[7:0] output pins), by pulsing this output pin "High" (for one period of STS3RXD_CLK_0) while the STS3TXD_PL_0 output pin is pulled "High". <br> If STS-3/STM-1 Telecom Bus (Channel 0 ) is disabled RxDS3FP_8 (Receive DS3 Frame Pulse Input/Output Channel 8): <br> If the STS-3/STM-1 Telecom Bus (Channel 0 ) is disabled and if the DS3/E3 Framer block is enabled then this pin will function as the Receiving Framing Reference output pin. In this mode, the Frame Synchronizer block (associated with Channel 8) will pulse this output pin "High" for one DS3/E3 bit-period, coincident with the first bit (within a given DS3 or E3 frame) being output via the DS3/E3/STS1_Data_OUT_8 output pin. <br> Note: This pin is inactive if the Frame Synchronizer block, associated with Channel 8 is by-passed. |

## STS-3/STM-1 TELECOM BUS INTERFACE - RECEIVE DIRECTION

| Pin \# | Signal Name | I/O | Signal <br> TyPE | Description |
| :---: | :---: | :---: | :---: | :---: |
| J25 | $\begin{aligned} & \text { STS3RxD_C1J1_1 } \\ & \text { RxDS3FP_9 } \\ & \text { TxSTS1FP_9 } \\ & \text { RxSBFrame_1 } \end{aligned}$ | O | CMOS | STS-3/STM-1 Receive Telecom Bus - C1/J1 Byte Phase Indicator Output Signal - Channel 1; DS3/E3 Frame Synchronizer Framing Pulse Output Pin - Channel 9: <br> The function of this output pin depends upon whether or not theSTS-3/STM-1 Telecom Bus Interface for Channel 1 has been enabled. <br> If STS-3/STM-1 Telecom Bus (Channel 1) has been enabled - STS-3/STM-1 Receive Telecom Bus - C1/J1 Byte Phase Indicator Output Signal: <br> This output pin pulses "High" under the following two conditions. <br> 1. Whenever the C 1 byte is being output via the STS3RxD_D_1[7:0] output. <br> 2. Whenever the J1 byte is being output via the STS3RxD_D_1[7:0] output. <br> Notes: <br> 1. The STS-3/STM-1 Receive (Drop) Telecom Bus (associated with Channel 1) will indicate that it is transmitting the C1 byte (via the STS3RxD_D_1[7:0] output pins), by pulsing this output pin "High" (for one period of STS3RXD_CLK_1) and keeping the STS3RXD_PL_1 output pin pulled "Low". <br> 2. The STS-3/STM-1 Receive (Drop) Telecom Bus (associated with Channel 1) will indicate that it is transmitting the J1 byte (via the STS3RXD_D_1[7:0] output pins), by pulsing this output pin "High" (for one period of STS3RXD_CLK_1) while the STS3TXD_PL_1 output pin is pulled "High". <br> If STS-3/STM-1 Telecom Bus (Channel 1) is disabled RxDS3FP_9 (Receive DS3 Frame Pulse Input/Output Channel 9): <br> If the STS-3/STM-1 Telecom Bus (Channel 1) is disabled and if the DS3/E3 Framer block is enabled then this pin will function as the Receiving Framing Reference output pin. In this mode, the Frame Synchronizer block (associated with Channel 9) will pulse this output pin "High" for one DS3/E3 bit-period, coincident with the first bit (within a given DS3 or E3 frame) being output via the DS3/E3/STS1_Data_OUT_9 output pin. <br> Nоте: This pin is inactive if the Frame Synchronizer block, associated with Channel 9 is by-passed. |

## STS-3/STM-1 TELECOM BUS INTERFACE - RECEIVE DIRECTION

| PIN \# | Signal Name | 1/0 | Signal <br> TYPE | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| AC20 | $\begin{aligned} & \text { STS3RxD_C1J1_2 } \\ & \text { RxDS3FP_10 } \\ & \text { TxSTS1FP_10 } \\ & \text { RxSBFrame_2 } \end{aligned}$ | O | CMOS | STS-3/STM-1 Receive Telecom Bus - C1/J1 Byte Phase Indicator Output Signal - Channel 2; DS3/E3 Frame Synchronizer Framing Pulse Output Pin - Channel 10: <br> The function of this output pin depends upon whether or not theSTS-3/STM-1 Telecom Bus Interface for Channel 2 has been enabled. <br> If STS-3/STM-1 Telecom Bus (Channel 2) has been enabled - STS-3/STM-1 Receive Telecom Bus - C1/J1 Byte Phase Indicator Output Signal: <br> This output pin pulses "High" under the following two conditions. <br> 1. Whenever the C 1 byte is being output via the STS3RxD_D_2[7:0] output, and <br> 2. Whenever the $\mathrm{J1}$ byte is being output via the STS3RxD_D_2[7:0] output. <br> Notes: <br> 1. The STS-3/STM-1 Receive (Drop) Telecom Bus (associated with Channel 2) will indicate that it is transmitting the C1 byte (via the STS3RxD_D_2[7:0] output pins), by pulsing this output pin "High" (for one period of STS3RXD_CLK_2) and keeping the STS3RXD_PL_2 output pin pulled "Low". <br> 2. The STS-3/STM-1 Receive (Drop) Telecom Bus (associated with Channel 2) will indicate that it is transmitting the J1 byte (via the STS3RXD_D_2[7:0] output pins), by pulsing this output pin "High" (for one period of STS3RXD_CLK_2) while the STS3TXD_PL_2 output pin is pulled "High". <br> If STS-3ISTM-1 Telecom Bus (Channel 2) is disabled RxDS3FP_10 (Receive DS3 Frame Pulse Input/Output Channel 10): <br> If the STS-3/STM-1 Telecom Bus (Channel 2) is disabled and if the DS3/E3 Framer block is enabled then this pin will function as the Receiving Framing Reference output pin. In this mode, the Frame Synchronizer block (associated with Channel 10) will pulse this output pin "High" for one DS3/E3 bit-period, coincident with the first bit (within a given DS3 or E3 frame) being output via the DS3/E3/STS1_Data_OUT_10 output pin. <br> Note: This pin is inactive if the Frame Synchronizer block, associated with Channel 10 is by-passed. |

## STS-3/STM-1 TELECOM BUS INTERFACE - RECEIVE DIRECTION

| PIN \# | Signal Name | I/O | Signal <br> TyPE | Description |
| :---: | :---: | :---: | :---: | :---: |
| AE14 | $\begin{aligned} & \text { STS3RxD_C1J1_3 } \\ & \text { RxDS3FP_11 } \\ & \text { TxSTS1FP_11 } \\ & \text { RxSBFrame_3 } \end{aligned}$ | O | CMOS | STS-3/STM-1 Receive Telecom Bus - C1/J1 Byte Phase Indicator Output Signal - Channel 3; DS3/E3 Frame Synchronizer Framing Pulse Output Pin - Channel 11: <br> The function of this output pin depends upon whether or not theSTS-3/STM-1 Telecom Bus Interface for Channel 3 has been enabled. <br> If STS-3/STM-1 Telecom Bus (Channel 3) has been enabled - STS-3/STM-1 Receive Telecom Bus - C1/J1 Byte Phase Indicator Output Signal: <br> This output pin pulses "High" under the following two conditions. <br> 1. Whenever the C 1 byte is being output via the STS3RxD_D_3[7:0] output, and <br> 2. Whenever the $\mathrm{J1}$ byte is being output via the STS3RxD_D_3[7:0] output. <br> Notes: <br> 1. The STS-3/STM-1 Receive (Drop) Telecom Bus (associated with Channel 3) will indicate that it is transmitting the C1 byte (via the STS3RxD_D_3[7:0] output pins), by pulsing this output pin "High" (for one period of STS3RXD_CLK_3) and keeping the STS3RXD_PL_3 output pin pulled "Low". <br> 2. The STS-3/STM-1 Receive (Drop) Telecom Bus (associated with Channel 3) will indicate that it is transmitting the J1 byte (via the STS3RXD_D_3[7:0] output pins), by pulsing this output pin "High" (for one period of STS3RXD_CLK_3) while the STS3TXD_PL_3 output pin is pulled "High". <br> If STS-3/STM-1 Telecom Bus (Channel 3) is disabled RxDS3FP_11 (Receive DS3 Frame Pulse Input/Output Channel 11): <br> If the STS-3/STM-1 Telecom Bus (Channel 3) is disabled and if the DS3/E3 Framer block is enabled then this pin will function as the Receiving Framing Reference output pin. In this mode, the Frame Synchronizer block (associated with Channel 11) will pulse this output pin "High" for one DS3/E3 bit-period, coincident with the first bit (within a given DS3 or E3 frame) being output via the DS3/E3/STS1_Data_OUT_11 output pin. <br> Nоте: This pin is inactive if the Frame Synchronizer block, associated with Channel 11 is by-passed. |

## STS-3/STM-1 TELECOM BUS INTERFACE - RECEIVE DIRECTION

| PIN \# | Signal Name | I/O | Signal <br> Type | Description |
| :---: | :---: | :---: | :---: | :---: |
| C22 | $\begin{aligned} & \text { STS3RxD_DP_0 } \\ & \text { RxDS3FP_4 } \\ & \text { TxSTS1FP_4 } \end{aligned}$ | O | CMOS | STS-3/STM-1 Receive (Drop) Telecom Bus - Parity Output Pin - Channel 0; DS3/E3 Frame Synchronizer Framing Pulse Output Pin - Channel 4: <br> The function of this output pin depends upon whether or not theSTS-3/STM-1 Telecom Bus Interface for Channel 0 has been enabled. <br> If STS-3/STM-1 Telecom Bus (Channel 0) has been enabled - STS-3/STM-1 Receive Telecom Bus - Parity Output Pin: <br> This output pin can be configured to function as one of the following. <br> 1. The EVEN or ODD parity value of the bits which are output via the STS3RXD_D_0[7:0] output pins. <br> 2. The EVEN or ODD parity value of the bits which are being output via the STS3RXD_D_0[7:0] output pins and the states of the STS3RXD_PL_0 and STS3RXD_C1J1_0 output pins. <br> This output pin will ultimately be used (by drop-side circuitry) to verify the verify of the data which is output via the STS-3/STM1 Telecom Bus Interface associated with Channel 0. <br> Nоте: Any one of these configuration selections can be made by writing the appropriate value into the Telecom Bus Control Register (Indirect Address $=0 \times 00,0 \times 3 B$ ), (Direct Address = 0x013B). <br> If STS-3/STM-1 Telecom Bus (Channel 0 ) is disabled RxDS3FP_4 (Receive DS3 Frame Pulse Input/Output Channel 4): <br> If the STS-3/STM-1 Telecom Bus (Channel 0) is disabled and if the DS3/E3 Framer block is enabled then this pin will function as the Receiving Framing Reference output pin. In this mode, the Frame Synchronizer block (associated with Channel 4) will pulse this output pin "High" for one DS3/E3 bit-period, coincident with the first bit (within a given DS3 or E3 frame) being output via the DS3/E3/STS1_Data_OUT_4 output pin. <br> Nоте: This pin is inactive if the Frame Synchronizer block, associated with Channel 4 is by-passed. |


| PIN \# | Signal Name | 1/O | Signal TYPE | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| G25 | $\begin{aligned} & \text { STS3RxD_DP_1 } \\ & \text { RxDS3FP_5 } \\ & \text { TxSTS1FP_5 } \end{aligned}$ | O | CMOS | STS-3/STM-1 Receive (Drop) Telecom Bus - Parity Output Pin - Channel 1; DS3/E3 Frame Synchronizer Framing Pulse Output Pin - Channel 5: <br> The function of this output pin depends upon whether or not theSTS-3/STM-1 Telecom Bus Interface for Channel 1 has been enabled. <br> If STS-3/STM-1 Telecom Bus (Channel 1) has been enabled - STS-3/STM-1 Receive Telecom Bus - Parity Output Pin: <br> This output pin can be configured to function as one of the following. <br> 1. The EVEN or ODD parity value of the bits which are output via the STS3RXD_D_1[7:0] output pins. <br> 2. The EVEN or ODD parity value of the bits which are being output via the STS3RXD_D_1[7:0] output pins and the states of the STS3RXD_PL_1 and STS3RXD_C1J1_1 output pins. <br> This output pin will ultimately be used (by drop-side circuitry) to verify the verify of the data which is output via the STS-3/STM- <br> 1 Telecom Bus Interface associated with Channel 1. <br> Note: Any one of these configuration selections can be made by writing the appropriate value into the Telecom Bus <br> Control Register (Indirect Address $=0 \times 00,0 x 3 A$ ), (Direct Address = 0x013A). <br> If STS-3/STM-1 Telecom Bus (Channel 1) is disabled RxDS3FP_5 (Receive DS3 Frame Pulse Input/Output Channel 5): <br> If the STS-3/STM-1 Telecom Bus (Channel 1) is disabled and if the DS3/E3 Framer block is enabled then this pin will function as the Receiving Framing Reference output pin. In this mode, the Frame Synchronizer block (associated with Channel 5) will pulse this output pin "High" for one DS3/E3 bit-period, coincident with the first bit (within a given DS3 or E3 frame) being output via the DS3/E3/STS1_Data_OUT_5 output pin. <br> Note: This pin is inactive if the Frame Synchronizer block, associated with Channel 5 is by-passed. |

## STS-3/STM-1 TELECOM BUS INTERFACE - RECEIVE DIRECTION

| Pin \# | Signal Name | I/O | Signal <br> Type | Description |
| :---: | :---: | :---: | :---: | :---: |
| AC23 | $\begin{aligned} & \text { STS3RxD_DP_2 } \\ & \text { RxDS3FP_6 } \\ & \text { TxSTS1FP_6 } \end{aligned}$ | O | CMOS | STS-3/STM-1 Receive (Drop) Telecom Bus - Parity Output Pin - Channel 2; DS3/E3 Frame Synchronizer Framing Pulse Output Pin - Channel 6: <br> The function of this output pin depends upon whether or not theSTS-3/STM-1 Telecom Bus Interface for Channel 2 has been enabled. <br> If STS-3/STM-1 Telecom Bus (Channel 2) has been enabled - STS-3/STM-1 Receive Telecom Bus - Parity Output Pin: <br> This output pin can be configured to function as one of the following. <br> 1. The EVEN or ODD parity value of the bits which are output via the STS3RXD_D_2[7:0] output pins <br> .2. The EVEN or ODD parity value of the bits which are being output via the STS3RXD_D_2[7:0] output pins and the states of the STS3RXD_PL_2 and STS3RXD_C1J1_2 output pins. <br> This output pin will ultimately be used (by drop-side circuitry) to verify the verify of the data which is output via the STS-3/STM1 Telecom Bus Interface associated with Channel 2. <br> Nоте: Any one of these configuration selections can be made by writing the appropriate value into the Telecom Bus Control Register (Indirect Address $=0 \times 00,0 \times 39$ ), (Direct Address = 0x0139). <br> If STS-3/STM-1 Telecom Bus (Channel 2) is disabled RxDS3FP_6 (Receive DS3 Frame Pulse Input/Output Channel 6): <br> If the STS-3/STM-1 Telecom Bus (Channel 2) is disabled and if the DS3/E3 Framer block is enabled then this pin will function as the Receiving Framing Reference output pin. In this mode, the Frame Synchronizer block (associated with Channel 6) will pulse this output pin "High" for one DS3/E3 bit-period, coincident with the first bit (within a given DS3 or E3 frame) being output via the DS3/E3/STS1_Data_OUT_6 output pin. <br> Nоте: This pin is inactive if the Frame Synchronizer block, associated with Channel 6 is by-passed. |

## STS-3/STM-1 TELECOM BUS INTERFACE - RECEIVE DIRECTION

| PIN \# | Signal Name | 1/O | Signal TYPE | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| AC17 | $\begin{aligned} & \text { STS3RxD_DP_3 } \\ & \text { RxDS3FP_7 } \\ & \text { TxSTS1FP_7 } \end{aligned}$ | O | CMOS | STS-3/STM-1 Receive (Drop) Telecom Bus - Parity Output Pin - Channel 3; DS3/E3 Frame Synchronizer Framing Pulse Output Pin - Channel 7: <br> The function of this output pin depends upon whether or not theSTS-3/STM-1 Telecom Bus Interface for Channel 3 has been enabled. <br> If STS-3/STM-1 Telecom Bus (Channel 3) has been enabled - STS-3ISTM-1 Receive Telecom Bus - Parity Output Pin: <br> This output pin can be configured to function as one of the following. <br> 1. The EVEN or ODD parity value of the bits which are output via the STS3RXD_D_3[7:0] output pins. <br> 2. The EVEN or ODD parity value of the bits which are being output via the STS3RXD_D_3[7:0] output pins and the states of the STS3RXD_PL_3 and STS3RXD_C1J1_3 output pins. <br> This output pin will ultimately be used (by drop-side circuitry) to verify the verify of the data which is output via the STS-3/STM1 Telecom Bus Interface associated with Channel 3. <br> Nоте: Any one of these configuration selections can be made by writing the appropriate value into the Telecom Bus Control Register (Indirect Address $=0 \times 00,0 \times 38$ ), (Direct Address = 0x0138). <br> If STS-3/STM-1 Telecom Bus (Channel 3) is disabled RxDS3FP_7 (Receive DS3 Frame Pulse Input/Output Channel 7): <br> If the STS-3/STM-1 Telecom Bus (Channel 3) is disabled and if the DS3/E3 Framer block is enabled then this pin will function as the Receiving Framing Reference output pin. In this mode, the Frame Synchronizer block (associated with Channel 7) will pulse this output pin "High" for one DS3/E3 bit-period, coincident with the first bit (within a given DS3 or E3 frame) being output via the DS3/E3/STS1_Data_OUT_7 output pin. <br> Nоте: This pin is inactive if the Frame Synchronizer block, associated with Channel 7 is by-passed. |

## STS-3/STM-1 TELECOM BUS INTERFACE - RECEIVE DIRECTION

| Pin \# | Signal Name | I/O | Signal <br> TYPE | Description |
| :---: | :---: | :---: | :---: | :---: |
| C20 | $\begin{aligned} & \text { STS3RxD_Alarm_0 } \\ & \text { RxDS3FP_0 } \\ & \text { TxSTS1FP_0 } \end{aligned}$ | O | CMOS | STS-3/STM-1 Receive (Drop) Telecom Bus - Alarm Indicator Output signal - Channel 0; DS3/E3 Frame Synchronizer Framing Pulse Output Pin - Channel 0 : <br> The function of this output pin depends upon whether or not theSTS-3/STM-1 Telecom Bus Interface for Channel 0 has been enabled. <br> If STS-3/STM-1 Telecom Bus (Channel 0) has been enabled - STS-3/STM-1 Receive Telecom Bus - Alarm Indicator Output signal: <br> This output pin pulses "High", coincident with any STS-1 signal (that is being output via the STS3RXD_D_0[7:0] output pins) that is carrying an AIS-P indicator. <br> This output pin is "Low" for all other conditions. <br> If STS-3/STM-1 Telecom Bus (Channel 0) is disabled RxDS3FP_0 (Receive DS3 Frame Pulse Input/Output Channel 0): <br> If the STS-3/STM-1 Telecom Bus (Channel 0) is disabled and if the DS3/E3 Framer block is enabled then this pin will function as the Receiving Framing Reference output pin. In this mode, the Frame Synchronizer block (associated with Channel 0) will pulse this output pin "High" for one DS3/E3 bit-period, coincident with the first bit (within a given DS3 or E3 frame) being output via the DS3/E3/STS1_Data_OUT_0 output pin. <br> Nоте: This pin is inactive if the Frame Synchronizer block, associated with Channel 0 is by-passed. |
| E25 | ```STS3RxD_Alarm_1 RxDS3FP_1 TxSTS1FP_1``` | O | CMOS | STS-3/STM-1 Receive (Drop) Telecom Bus - Alarm Indicator Output signal - Channel 1; DS3/E3 Frame Synchronizer Framing Pulse Output Pin - Channel 1: <br> The function of this output pin depends upon whether or not theSTS-3/STM-1 Telecom Bus Interface for Channel 1 has been enabled. <br> If STS-3/STM-1 Telecom Bus (Channel 1) has been enabled - STS-3/STM-1 Receive Telecom Bus - Alarm Indicator Output signal: <br> This output pin pulses "High", coincident with any STS-1 signal (that is being output via the STS3RXD_D_1[7:0] output pins) that is carrying an AIS-P indicator. <br> This output pin is "Low" for all other conditions. <br> If STS-3/STM-1 Telecom Bus (Channel 1) is disabled RxDS3FP_1 (Receive DS3 Frame Pulse Input/Output Channel 1): <br> If the STS-3/STM-1 Telecom Bus (Channel 1) is disabled and if the DS3/E3 Framer block is enabled then this pin will function as the Receiving Framing Reference output pin. In this mode, the Frame Synchronizer block (associated with Channel 1) will pulse this output pin "High" for one DS3/E3 bit-period, coincident with the first bit (within a given DS3 or E3 frame) being output via the DS3/E3/STS1_Data_OUT_1 output pin. <br> Nоте: This pin is inactive if the Frame Synchronizer block, associated with Channel 1 is by-passed. |

## STS-3/STM-1 TELECOM BUS INTERFACE - RECEIVE DIRECTION

| PIN \# | SIGNAL NAME | I/O <br> V21GNAL <br> TYPE | STS3RxD_Alarm_2 <br> RxDS3FP_2 <br> TxSTS1FP_2 | O |
| :--- | :--- | :--- | :--- | :--- |

## STS-3/STM-1 TELECOM BUS INTERFACE - RECEIVE DIRECTION

| PIN \# | Signal Name | 1/0 | Signal <br> Type | Description |
| :---: | :---: | :---: | :---: | :---: |
| B21 | $\begin{aligned} & \text { STS3RxD_D_0_0 } \\ & \text { TxLEV_0 } \\ & \text { RxSBData_0 } \end{aligned}$ | O | CMOS | Receive STS-3/STM-1 Telecom Bus - Channel 0-Output Data Bus Pin Number 0/TxLEV_0 (General Purpose) Output pin: <br> The function of this output pin depends upon whether or not theSTS-3/STM-1 Telecom Bus Interface, associated with Channel 0 is enabled. <br> If STS-3/STM-1 Telecom Bus (Channel 0) has been enabled - STS-3/STM-1 Receive Telecom Bus - Output Data bus Pin Number 0: STSRxD_D_0_0: <br> This output pin along with STS3RxD_D_0[7:1] function as the STS-3/STM-1 Receive (Drop) Telecom Bus - Output Data Bus for Channel 0. The STS-3/STM-1 Telecom Bus Interface will update the data via this output upon the rising edge of STS3RxD_CLK_0. <br> Note: This input pin functions as the LSB (Least Significant Bit) of the Receive (Drop) Telecom Bus for Channel 0. <br> If STS-3/STM-1 Telecom Bus (Channel 0) is disabled TXLEV_0 (General Purpose) output Pin. <br> This output pin can be used as a general purpose output pin. The state of this output pin can be controlled by writing the appropriate value into Bit 2 (TxLEV) within the Line Interface Drive Register associated with Channel 0 (Indirect Address = 0x1E, 0x80), (Direct Address = 0x1F80). <br> Note: For Product Legacy purposes, this pin is called TxLEV_O because one possible application is to tie this output pin to a TxLEV (Transmit Line Build-Out Disable) input pin from one of Exar's XRT73LOX/ XRT75LOX DS3/E3/STS-1 LIU devices. However, this output pin, and the corresponding register bit can be used for any purpose. |

## STS-3/STM-1 TELECOM BUS INTERFACE - RECEIVE DIRECTION

| Pin \# | Signal Name | I/O | Signal <br> TyPE | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| B20 | $\begin{aligned} & \text { STS3RxD_D_0_1 } \\ & \text { ENCODIS_0 } \\ & \text { RxSBData_1 } \end{aligned}$ | O | CMOS | Receive STS-3/STM-1 Telecom Bus - Channel 0 - Output Data Bus Pin Number 1/ENCODIS_0 (General Purpose) Output Pin: <br> The function of this output pin depends upon whether or not theSTS-3/STM-1 Telecom Bus Interface, associated with Channel 0 is enabled. <br> If STS-3/STM-1 Telecom Bus (Channel 0) has been enabled - STS-3/STM-1 Receive Telecom Bus - Output Data bus Pin Number 1: STSRxD_D_0_1: <br> This output pin along with STS3RxD_D_0[7:2] and STS3RxD_D_0_0 function as the STS-3/STM-1 Receive (Drop) Telecom Bus - Output Data Bus for Channel 0. The STS-3/STM-1 Telecom Bus Interface will update the data via this output upon the rising edge of STS3RxD_CLK_0. <br> If STS-3/STM-1 Telecom Bus (Channel 0) is disabled ENCODIS_0 (General Purpose) output Pin. <br> This output pin can be used as a general purpose output pin. The state of this output pin can be controlled by writing the appropriate value into Bit 3 (ENCODIS) within the Line Interface Drive Register associated with Channel 0 (Indirect Address = 0x1E, 0x80), (Direct Address = 0x1F80). <br> Nоте: For Product Legacy purposes, this pin is called ENCODIS_0 because one possible application is to tie this output pin to an ENCODIS (B3ZS/HDB3 Encoder Disable) input pin from one of Exar's XRT73LOX/ XRT75LOX DS3/E3/STS-1 LIU devices. However, this output pin, and the corresponding register bit can be used for any purpose. |

STS-3/STM-1 TELECOM BUS INTERFACE - RECEIVE DIRECTION

| Pin \# | Signal Name | 1/0 | Signal <br> Type | Description |
| :---: | :---: | :---: | :---: | :---: |
| E20 | $\begin{aligned} & \text { STS3RxD_D_0_2 } \\ & \text { DS3/E3/ } \\ & \text { STS1_Data_OUT_0 } \\ & \text { RxSBData_2 } \end{aligned}$ | O | CMOS | Receive STS-3/STM-1 Telecom Bus - Channel 0 - Output Data Bus Pin Number 2/DS3/E3 Framer or Transmit STS-1 TOH Processor block line interface output Pin - Channel 0 (DS3/E3/STS1_DATA_OUT_0): <br> The function of this output pin depends upon whether or not theSTS-3/STM-1 Telecom Bus Interface, associated with Channel 0 is enabled. <br> If STS-3/STM-1 Telecom Bus (Channel 0) has been enabled - STS-3/STM-1 Receive Telecom Bus - Output Data bus Pin Number 2: STSRxD_D_0_2: <br> This output pin along with STS3RxD_D_0[7:3] and STS3RxD_D_0[1:0] function as the STS-3/STM-1 Receive (Drop) Telecom Bus - Output Data Bus for Channel 0. The STS-3/STM-1 Telecom Bus Interface will update the data via this output upon the rising edge of STS3RxD_CLK_0. <br> If STS-3/STM-1 Telecom Bus (Channel 0) is disabled - DS3/ E3/STS1_DATA_OUT Line Interface Data output Pin - <br> Channel 0: <br> This pin outputs single-rail DS3, E3 or STS-1 data to a DS3/E3/ STS-1 LIU IC. This output pin should be connected to the TPOS/TDATA input of the DS3/E3/STS-1 LIU IC (corresponding to Channel 0). By default, the data that is output via this output pin will be updated upon the rising edge of DS3/E3/ STS1_CLK_OUT_0 signal pin number C21. <br> For DS3/E3 Applications <br> The XRT94L43 can be configured to update this output signal upon the falling edge of the DS3/E3/STS1_CLK_0 signal by setting Bit 2 (DS3/E3/STS1_CLK_OUT Invert), within the I/O Control Register - Channel 0 (Indirect Address = 0x1E, 0x01), (Direct Address $=0 \times 1$ F01) to a "1". <br> For STS-1 Applications <br> The XRT94L43 can not be configured to update the DS3/E3/ STS1_DATA_OUT_0 signal upon the falling edge of DS3/E3/ STS1_CLK_OUT_0. |

## STS-3/STM-1 TELECOM BUS INTERFACE - RECEIVE DIRECTION

| PIN \# | Signal Name | 1/O | Signal TYPE | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| D20 | $\begin{aligned} & \text { STS3RxD_D_0_3 } \\ & \text { DS3/E3/ } \\ & \text { STS1_Data_OUT_4 } \\ & \text { RxSBData_3 } \end{aligned}$ | O | CMOS | Receive STS-3/STM-1 Telecom Bus - Channel 0 - Output Data Bus Pin Number 3/DS3/E3 Framer or Transmit STS-1 TOH Processor block line interface output Pin - Channel 4 (DS3/E3/STS1_DATA_OUT_4): <br> The function of this output pin depends upon whether or not theSTS-3/STM-1 Telecom Bus Interface, associated with Channel 0 is enabled. <br> If STS-3/STM-1 Telecom Bus (Channel 0) has been enabled - STS-3ISTM-1 Receive Telecom Bus - Output Data bus Pin Number 3: STSRxD_D_0_3: <br> This output pin along with STS3RxD_D_0[7:4] and STS3RxD_D_0[2:0] function as the STS-3/STM-1 Receive (Drop) Telecom Bus - Output Data Bus for Channel 0. The STS-3/STM-1 Telecom Bus Interface will update the data via this output upon the rising edge of STS3RxD_CLK_0. <br> If STS-3/STM-1 Telecom Bus (Channel 0 ) is disabled - DS3/ E3ISTS1_DATA_OUT Line Interface Data output Pin Channel 4: <br> This pin outputs single-rail DS3, E3 or STS-1 data to a DS3/E3/ STS-1 LIU IC. This output pin should be connected to the TPOS/TDATA input of the DS3/E3/STS-1 LIU IC (corresponding to Channel 4). By default, the data that is output via this output pin will be updated upon the rising edge of the DS3/E3/ STS1_CLK_OUT_4 signal pin number E21. <br> For DS3/E3 Applications <br> The XRT94L43 can be configured to update this output signal upon the falling edge of the DS3/E3/STS1_CLK_4 signal by setting Bit 2 (DS3/E3/STS1_CLK_OUT Invert), within the I/O Control Register - Channel 4 (Indirect Address = 0x5E, 0x01), (Direct Address $=0 \times 5$ F01) to a "1". <br> For STS-1 Applications <br> The XRT94L43 can not be configured to update the DS3/E3/ STS1_DATA_OUT_4 signal upon the falling edge of DS3/E3/ STS1_CLK_OUT_4. |

STS-3/STM-1 TELECOM BUS INTERFACE - RECEIVE DIRECTION

| Pin \# | Signal Name | 1/0 | Signal <br> TYPE | Description |
| :---: | :---: | :---: | :---: | :---: |
| D21 | $\begin{aligned} & \text { STS3RxD_D_0_4 } \\ & \text { DS3/E3/ } \\ & \text { STS1_Data_OUT_8 } \\ & \text { RxSBData_4 } \end{aligned}$ | O | CMOS | Receive STS-3/STM-1 Telecom Bus - Channel 0 - Output Data Bus Pin Number 4/DS3/E3 Framer or Transmit STS-1 TOH Processor block line interface output Pin - Channel 8 (DS3/E3/STS1_DATA_OUT_8): <br> The function of this output pin depends upon whether or not theSTS-3/STM-1 Telecom Bus Interface, associated with Channel 0 is enabled. <br> If STS-3/STM-1 Telecom Bus (Channel 0) has been enabled - STS-3/STM-1 Receive Telecom Bus - Output Data bus Pin Number 4: STSRxD_D_0_4: <br> This output pin along with STS3RxD_D_0[7:5] and STS3RxD_D_0[3:0] function as the STS-3/STM-1 Receive (Drop) Telecom Bus - Output Data Bus for Channel 0. The STS-3/STM-1 Telecom Bus Interface will update the data via this output upon the rising edge of STS3RxD_CLK_0. <br> If STS-3/STM-1 Telecom Bus (Channel 0) is disabled - DS3/ E3/STS1_DATA_OUT Line Interface Data output Pin - <br> Channel 8: <br> This pin outputs single-rail DS3, E3 or STS-1 data to a DS3/E3/ STS-1 LIU IC. This output pin should be connected to the TPOS/TDATA input of the DS3/E3/STS-1 LIU IC (corresponding to Channel 8). By default, the data that is being output via this output pin will be updated upon the rising edge of the DS3/ E3/STS-1_CLK_OUT_8 signal pin number C24. <br> For DS3/E3 Applications <br> The XRT94L43 can be configured to update the DS3/E3/ STS1_DATA_8 output signal upon the falling edge of the DS3/ E3/STS1_CLK_8 signal by setting Bit 2 (DS3/E3/ STS1_CLK_OUT Invert), within the I/O Control Register Channel 8 (Indirect Address = 0x9E, 0x01), (Direct Address = 0x9F01) to a "1". <br> For STS-1 Applications <br> The XRT94L43 can not be configured to update the DS3/E3/ STS1_DATA_OUT_8 signal upon the falling edge of DS3/E3/ STS1_CLK_OUT_8. |

## STS-3/STM-1 TELECOM BUS INTERFACE - RECEIVE DIRECTION

| PIN \# | Signal Name | 1/O | Signal TYPE | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| C21 | $\begin{aligned} & \text { STS3RxD_D_0_5 } \\ & \text { DS3/E3/STS1_Clk_OUT_0 } \\ & \text { RxSBData_5 } \end{aligned}$ | O | CMOS | Receive STS-3/STM-1 Telecom Bus - Channel 0 - Output Data Bus Pin Number 5/DS3IE3 Framer or Transmit STS-1 TOH Processor block line interface clock output Pin Channel 0: (DS3/E3/STS1_CLK_OUT_0): <br> The function of this output pin depends upon whether or not theSTS-3/STM-1 Telecom Bus Interface, associated with Channel 0 is enabled. <br> If STS-3/STM-1 Telecom Bus (Channel 0) has been enabled - STS-3/STM-1 Receive Telecom Bus - Output Data bus Pin Number 5: STSRxD_D_0_5: <br> This output pin along with STS3RxD_D_0[7:6] and STS3RxD_D_0[4:0] function as the STS-3/STM-1 Receive (Drop) Telecom Bus - Output Data Bus for Channel 0. The STS-3/STM-1 Telecom Bus Interface will update the data via this output upon the rising edge of STS3RxD_CLK_0. <br> If STS-3/STM-1 Telecom Bus (Channel 0 ) is disabled - DS3/ E3/STS1_CLK_OUT Line Interface Clock output Pin - <br> Channel 0: <br> This pin outputs a DS3, E3 or STS-1 rate clock signal to a DS3/ E3/STS-1 LIU IC. This output pin should be connected to the TxCLK input of the DS3/E3/STS-1 LIU IC (corresponding to Channel 0). <br> By default, the data, which is being output via the DS3/E3/ STS1_DATA_OUT_0 output pin will be updated upon the rising edge of this clock output signal. <br> For DS3/E3 Applications <br> The XRT94L43 can be configured to update the DS3/E3/ <br> STS1_DATA_0 output signal upon the falling edge of the DS3/ E3/STS1_CLK_0 signal by setting Bit 0 (DS3/E3/ <br> STS1_CLK_OUT Invert), within the I/O Control Register - <br> Channel 0 (Indirect Address = 0x1E, 0x01), (Direct Address = 0x1F01) to a "1". <br> For STS-1 Applications <br> The XRT94L43 can not be configured to update the DS3/E3/ STS1_DATA_OUT_0 signal upon the falling edge of DS3/E3/ STS1_CLK_0. |

## STS-3/STM-1 TELECOM BUS INTERFACE - RECEIVE DIRECTION

| Pin \# | Signal Name | 1/0 | SignAL <br> TYPE | Description |
| :---: | :---: | :---: | :---: | :---: |
| E21 | $\begin{aligned} & \text { STS3RxD_D_0_6 } \\ & \text { DS3/E3/STS1_Clk_OUT_4 } \\ & \text { RxSBData_6 } \end{aligned}$ | O | CMOS | Receive STS-3/STM-1 Telecom Bus - Channel 0 - Output Data Bus Pin Number 6/DS3/E3 Framer or Transmit STS-1 TOH Processor block line interface clock output Pin Channel 4: (DS3/E3/STS1_CLK_OUT_4): <br> The function of this output pin depends upon whether or not theSTS-3/STM-1 Telecom Bus Interface, associated with Channel 0 is enabled. <br> If STS-3/STM-1 Telecom Bus (Channel 0) has been enabled - STS-3/STM-1 Receive Telecom Bus - Output Data bus Pin Number 6: STSRxD_D_0_6: <br> This output pin along with STS3RxD_D_0_7 and STS3RxD_D_0[5:0] function as the STS-3/STM-1 Receive (Drop) Telecom Bus - Output Data Bus for Channel 0. The STS-3/STM-1 Telecom Bus Interface will update the data via this output upon the rising edge of STS3RxD_CLK_0. <br> If STS-3/STM-1 Telecom Bus (Channel 0) is disabled - DS3/ E3/STS1_CLK_OUT Line Interface Clock output Pin - <br> Channel 4: <br> This pin outputs a DS3, E3 or STS-1 rate clock signal to a DS3/ E3/STS-1 LIU IC. This output pin should be connected to the TxCLK input of the DS3/E3/STS-1 LIU IC (corresponding to Channel 4). <br> By default, the data, which is being output via the DS3/E3/ STS1_DATA_OUT_4 output pin will be updated upon the rising edge of this clock output signal. <br> For DS3/E3 Applications <br> The XRT94L43 can be configured to update the DS3/E3/ <br> STS1_DATA_4 output signal upon the falling edge of the DS3/ <br> E3/STS1_CLK_4 signal by setting Bit 0 (DS3/E3/ <br> STS1_CLK_OUT Invert), within the I/O Control Register - <br> Channel 4 (Indirect Address $=0 \times 5 \mathrm{E}, 0 \times 01$ ), (Direct Address $=$ $0 \times 5$ F01) to a "1". <br> For STS-1 Applications <br> The XRT94L43 can not be configured to update the DS3/E3/ STS1_DATA_OUT_4 signal upon the falling edge of DS3/E3/ STS1_CLK_4. |

## STS-3/STM-1 TELECOM BUS INTERFACE - RECEIVE DIRECTION

| PIN \# | Signal Name | 1/O | Signal TYPE | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| C24 | ```STS3RxD_D_0_7 DS3/E3/STS1_Clk_OUT_8 RxSBData_7``` | O | CMOS | Receive STS-3/STM-1 Telecom Bus - Channel 0 - Output Data Bus Pin Number 7IDS3/E3 Framer or Transmit STS-1 TOH Processor block line interface clock output Pin Channel 8: (DS3/E3/STS1_CLK_OUT_8): <br> The function of this output pin depends upon whether or not theSTS-3/STM-1 Telecom Bus Interface, associated with Channel 0 is enabled. <br> If STS-3/STM-1 Telecom Bus (Channel 0) has been enabled - STS-3ISTM-1 Receive Telecom Bus - Output Data bus Pin Number 7: STSRxD_D_0_7: <br> This output pin along with STS3RxD_D_0[6:0] function as the STS-3/STM-1 Receive (Drop) Telecom Bus - Output Data Bus for Channel 0. The STS-3/STM-1 Telecom Bus Interface will update the data via this output upon the rising edge of STS3RxD_CLK_0. <br> Note: This output pin functions as the MSB (Most Significant Bit) for the STS-3/STM-1 Receive (Drop) Telecom Bus Interface - Output Data Bus (Channel 0). <br> If STS-3/STM-1 Telecom Bus (Channel 0) is disabled - DS3I E3/STS1_CLK_OUT Line Interface Clock output Pin - <br> Channel 8: <br> This pin outputs a DS3, E3 or STS-1 rate clock signal to a DS3/ E3/STS-1 LIU IC. This output pin should be connected to the TxCLK input of the DS3/E3/STS-1 LIU IC (corresponding to Channel 8). <br> By default, the data, which is being output via the DS3/E3/ STS1_DATA_OUT_8 output pin will be updated upon the rising edge of this clock output signal. <br> For DS3/E3 Applications <br> The XRT94L43 can be configured to update the DS3/E3/ <br> STS1_DATA_8 output signal upon the falling edge of the DS3/ E3/STS1_CLK_8 signal by setting Bit 0 (DS3/E3/ STS1_CLK_OUT Invert), within the I/O Control Register Channel 8 (Indirect Address $=0 \times 9 E, 0 \times 01$ ), $($ Direct Address $=$ $0 x 9 F 01$ ) to a "1". <br> For STS-1 Applications <br> The XRT94L43 can not be configured to update the DS3/E3/ STS1_DATA_OUT_8 signal upon the falling edge of DS3/E3/ STS1_CLK_8. |

## STS-3/STM-1 TELECOM BUS INTERFACE - RECEIVE DIRECTION

| PIN \# | Signal Name | I/O | Signal <br> Type | Description |
| :---: | :---: | :---: | :---: | :---: |
| E24 | $\begin{aligned} & \text { STS3RxD_D_1_0 } \\ & \text { TxLEV_1 } \\ & \text { RxSBData_0 } \end{aligned}$ | O | CMOS | Receive STS-3/STM-1 Telecom Bus - Channel 1 - Output Data Bus Pin Number 0/TxLEV_1 (General Purpose) Output Pin: <br> The function of this output pin depends upon whether or not theSTS-3/STM-1 Telecom Bus Interface, associated with Channel 1 is enabled. <br> If STS-3/STM-1 Telecom Bus (Channel 1) has been enabled - STS-3/STM-1 Receive Telecom Bus - Output Data bus Pin Number 0: STSRxD_D_1_0: <br> This output pin along with STS3RxD_D_1[7:1] function as the STS-3/STM-1 Receive (Drop) Telecom Bus - Output Data Bus for Channel 1. The STS-3/STM-1 Telecom Bus Interface will update the data via this output upon the rising edge of STS3RxD_CLK_1. <br> Note: This input pin functions as the LSB (Least Significant Bit) of the Receive (Drop) Telecom Bus for Channel 1. <br> If STS-3/STM-1 Telecom Bus (Channel 1) is disabled TXLEV_1 (General Purpose) output Pin: <br> This output pin can be used as a general purpose output pin. The state of this output pin can be controlled by writing the appropriate value into Bit 2 (TxLEV) within the Line Interface Drive Register associated with Channel 1 (Indirect Address = 0x2E, 0x80), (Direct Address = 0x2F80). <br> Note: For Product Legacy purposes, this pin is called TxLEV_1 because one possible application is to tie this output pin to a TxLEV (Transmit Line Build-Out Disable) input pin from one of Exar's XRT73LOX/ XRT75LOX DS3/E3/STS-1 LIU devices. However, this output pin, and the corresponding register bit can be used for any purpose. |

## STS-3/STM-1 TELECOM BUS INTERFACE - RECEIVE DIRECTION

| Pin \# | Signal Name | I/O | Signal <br> TyPE | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| E23 | $\begin{aligned} & \text { STS3RxD_D_1_1 } \\ & \text { ENCODIS_1 } \\ & \text { RxSBData_1 } \end{aligned}$ | O | CMOS | Receive STS-3/STM-1 Telecom Bus - Channel 1 - Output Data Bus Pin Number 1/ENCODIS_1 (General Purpose) Output Pin: <br> The function of this output pin depends upon whether or not theSTS-3/STM-1 Telecom Bus Interface, associated with Channel 1 is enabled. <br> If STS-3/STM-1 Telecom Bus (Channel 1) has been enabled - STS-3/STM-1 Receive Telecom Bus - Output Data bus Pin Number 1: STSRxD_D_1_1: <br> This output pin along with STS3RxD_D_1[7:2] and STS3RxD_D_1_0 function as the STS-3/STM-1 Receive (Drop) Telecom Bus - Output Data Bus for Channel 1. The STS-3/STM-1 Telecom Bus Interface will update the data via this output upon the rising edge of STS3RxD_CLK_1. <br> If STS-3/STM-1 Telecom Bus (Channel 1) is disabled ENCODIS_1 (General Purpose) output Pin: <br> This output pin can be used as a general purpose output pin. The state of this output pin can be controlled by writing the appropriate value into Bit 3 (ENCODIS) within the Line Interface Drive Register associated with Channel 1 (Indirect Address $=0 \times 2 \mathrm{E}, 0 \times 80$ ), (Direct Address $=0 \times 2$ F80). <br> Nоте: For Product Legacy purposes, this pin is called ENCODIS_1 because one possible application is to tie this output pin to an ENCODIS (B3ZS/HDB3 Encoder Disable) input pin from one of Exar's XRT73LOX/ XRT75LOX DS3/E3/STS-1 LIU devices. However, this output pin, and the corresponding register bit can be used for any purpose. |

STS-3/STM-1 TELECOM BUS INTERFACE - RECEIVE DIRECTION

| Pin \# | Signal Name | 1/0 | Signal <br> Type | Description |
| :---: | :---: | :---: | :---: | :---: |
| F26 | $\begin{aligned} & \text { STS3RxD_D_1_2 } \\ & \text { DS3/E3/ } \\ & \text { STS1_Data_OUT_1 } \\ & \text { RxSBData_2 } \end{aligned}$ | O | CMOS | Receive STS-3/STM-1 Telecom Bus - Channel 1 - Output Data Bus Pin Number 2/DS3/E3 Framer or Transmit STS-1 TOH Processor block line interface output Pin - Channel 1 (DS3/E3/STS1_DATA_OUT_1): <br> The function of this output pin depends upon whether or not theSTS-3/STM-1 Telecom Bus Interface, associated with Channel 1 is enabled. <br> If STS-3/STM-1 Telecom Bus (Channel 1) has been enabled - STS-3/STM-1 Receive Telecom Bus - Output Data bus Pin Number 2: STSRxD_D_1_2: <br> This output pin along with STS3RxD_D_1[7:3] and STS3RxD_D_1[1:0] function as the STS-3/STM-1 Receive (Drop) Telecom Bus - Output Data Bus for Channel 1. The STS-3/STM-1 Telecom Bus Interface will update the data via this output upon the rising edge of STS3RxD_CLK_1. <br> If STS-3/STM-1 Telecom Bus (Channel 1) is disabled - DS3/ E3/STS1_DATA_OUT Line Interface Data output Pin - <br> Channel 1: <br> This pin outputs single-rail DS3, E3 or STS-1 data to a DS3/E3/ STS-1 LIU IC. This output pin should be connected to the TPOS/TDATA input of the DS3/E3/STS-1 LIU IC (corresponding to Channel 1). By default, the data that is output via this output pin will be updated upon the rising edge of the DS3/E3/ STS1_CLK_OUT_1 signal pin number G26. <br> For DS3/E3 Applications <br> The XRT94L43 can be configured to update this output signal upon the falling edge of the DS3/E3/STS1_CLK_1 signal by setting Bit 2 (DS3/E3/STS1_CLK_OUT Invert), within the I/O Control Register - Channel 1 (Indirect Address = 0x2E, 0x01), (Direct Address $=0 \times 2 F 01$ ) to a " 1 ". <br> For STS-1 Applications <br> The XRT94L43 can not be configured to update the DS3/E3/ STS1_DATA_OUT_1 signal upon the falling edge of DS3/E3/ STS1_CLK_OUT_1. |

## STS-3/STM-1 TELECOM BUS INTERFACE - RECEIVE DIRECTION

| PIN \# | Signal Name | 1/O | Signal TYPE | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| H26 | ```STS3RxD_D_1_3 DS3/E3/ STS1_Data_OUT_5 RxSBData_3``` | O | CMOS | Receive STS-3/STM-1 Telecom Bus - Channel 1 - Output Data Bus Pin Number 3/DS3/E3 Framer or Transmit STS-1 TOH Processor block line interface output Pin - Channel 5 (DS3/E3/STS1_DATA_OUT_5): <br> The function of this output pin depends upon whether or not theSTS-3/STM-1 Telecom Bus Interface, associated with Channel 1 is enabled. <br> If STS-3/STM-1 Telecom Bus (Channel 1) has been enabled - STS-3/STM-1 Receive Telecom Bus - Output Data bus Pin Number 3: STSRxD_D_1_3: <br> This output pin along with STS3RxD_D_1[7:4] and STS3RxD_D_1[2:0] function as the STS-3/STM-1 Receive (Drop) Telecom Bus - Output Data Bus for Channel 1. The STS-3/STM-1 Telecom Bus Interface will update the data via this output upon the rising edge of STS3RxD_CLK_1. <br> If STS-3/STM-1 Telecom Bus (Channel 1) is disabled - DS3/ E3ISTS1_DATA_OUT Line Interface Data output Pin Channel 5. <br> This pin outputs single-rail DS3, E3 or STS-1 data to a DS3/E3/ STS-1 LIU IC. This output pin should be connected to the TPOS/TDATA input of the DS3/E3/STS-1 LIU IC (corresponding to Channel 5). By default, the data that is output via this output pin will be updated upon the rising edge of the DS3/E3/ STS1_CLK_OUT_5 signal pin number F25. <br> For DS3/E3 Applications <br> The XRT94L43 can be configured to update this output signal upon the falling edge of the DS3/E3/STS1_CLK_5 signal by setting Bit 2 (DS3/E3/STS1_CLK_OUT Invert), within the I/O Control Register - Channel 5 (Indirect Address = 0x6E, 0x01), (Direct Address = 0x6F01) to a "1". <br> For STS-1 Applications <br> The XRT94L43 can not be configured to update the DS3/E3/ STS1_DATA_OUT_5 signal upon the falling edge of DS3/E3/ STS1_CLK_OUT_5. |

## STS-3/STM-1 TELECOM BUS INTERFACE - RECEIVE DIRECTION

| Pin \# | Signal Name | 1/0 | Signal <br> TYPE | Description |
| :---: | :---: | :---: | :---: | :---: |
| J26 | $\begin{aligned} & \hline \text { STS3RxD_D_1_4 } \\ & \text { DS3/E3/ } \\ & \text { STS1_Data_OUT_9 } \\ & \text { RxSBData_4 } \end{aligned}$ | O | CMOS | Receive STS-3/STM-1 Telecom Bus - Channel 1 - Output Data Bus Pin Number 4/DS3/E3 Framer or Transmit STS-1 TOH Processor block line interface output Pin - Channel 9 (DS3/E3/STS1_DATA_OUT_9): <br> The function of this output pin depends upon whether or not theSTS-3/STM-1 Telecom Bus Interface, associated with Channel 1 is enabled. <br> If STS-3/STM-1 Telecom Bus (Channel 1) has been enabled - STS-3/STM-1 Receive Telecom Bus - Output Data bus Pin Number 4: STSRxD_D_1_4: <br> This output pin along with STS3RxD_D_1[7:5] and STS3RxD_D_1[3:0] function as the STS-3/STM-1 Receive (Drop) Telecom Bus - Output Data Bus for Channel 1. The STS-3/STM-1 Telecom Bus Interface will update the data via this output upon the rising edge of STS3RxD_CLK_1. <br> If STS-3/STM-1 Telecom Bus (Channel 1) is disabled - DS3/ E3/STS1_DATA_OUT Line Interface Data output Pin - <br> Channel 9. <br> This pin outputs single-rail DS3, E3 or STS-1 data to a DS3/E3/ STS-1 LIU IC. This output pin should be connected to the TPOS/TDATA input of the DS3/E3/STS-1 LIU IC (corresponding to Channel 9). By default, the data that is being output via this output pin will be updated upon the rising edge of the DS3/ E3/STS-1_CLK_OUT_9 signal pin number H25. <br> For DS3/E3 Applications <br> The XRT94L43 can be configured to update the DS3/E3/ STS1_DATA_9 output signal upon the falling edge of the DS3/ E3/STS1_CLK_9 signal by setting Bit 2 (DS3/E3/ STS1_CLK_OUT Invert), within the I/O Control Register Channel 9 (Indirect Address = 0xAE, 0x01), (Direct Address = 0xAF01) to a "1". <br> For STS-1 Applications <br> The XRT94L43 can not be configured to update the DS3/E3/ STS1_DATA_OUT_9 signal upon the falling edge of DS3/E3/ STS1_CLK_OUT_9. |

## STS-3/STM-1 TELECOM BUS INTERFACE - RECEIVE DIRECTION

| PIN \# | Signal Name | 1/O | Signal TYPE | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| G26 | $\begin{aligned} & \text { STS3RxD_D_1_5 } \\ & \text { DS3/E3/STS1_Clk_OUT_1 } \\ & \text { RxSBData_5 } \end{aligned}$ | O | CMOS | Receive STS-3/STM-1 Telecom Bus - Channel 1 - Output Data Bus Pin Number 5/DS3IE3 Framer or Transmit STS-1 TOH Processor block line interface clock output Pin Channel 1: (DS3/E3/STS1_CLK_OUT_1): <br> The function of this output pin depends upon whether or not theSTS-3/STM-1 Telecom Bus Interface, associated with Channel 1 is enabled. <br> If STS-3/STM-1 Telecom Bus (Channel 1) has been enabled - STS-3/STM-1 Receive Telecom Bus - Output Data bus Pin Number 5: STSRxD_D_1_5: <br> This output pin along with STS3RxD_D_1[7:6] and STS3RxD_D_1[4:0] function as the STS-3/STM-1 Receive (Drop) Telecom Bus - Output Data Bus for Channel 1. The STS-3/STM-1 Telecom Bus Interface will update the data via this output upon the rising edge of STS3RxD_CLK_1. <br> If STS-3/STM-1 Telecom Bus (Channel 1) is disabled - DS3/ E3/STS1_CLK_OUT Line Interface Clock output Pin - <br> Channel 1: <br> This pin outputs a DS3, E3 or STS-1 rate clock signal to a DS3/ E3/STS-1 LIU IC. This output pin should be connected to the TxCLK input of the DS3/E3/STS-1 LIU IC (corresponding to Channel 1). <br> By default, the data, which is being output via the DS3/E3/ STS1_DATA_OUT_1 output pin will be updated upon the rising edge of this clock output signal. <br> For DS3/E3 Applications <br> The XRT94L43 can be configured to update the DS3/E3/ <br> STS1_DATA_1 output signal upon the falling edge of the DS3/ E3/STS1_CLK_1 signal by setting Bit 0 (DS3/E3/ <br> STS1_CLK_OUT Invert), within the I/O Control Register - <br> Channel 1 (Indirect Address = 0x2E, 0x01), (Direct Address = $0 \times 2 F 01$ ) to a "1". <br> For STS-1 Applications <br> The XRT94L43 can not be configured to update the DS3/E3/ STS1_DATA_OUT_1 signal upon the falling edge of DS3/E3/ STS1_CLK_1. |

## STS-3/STM-1 TELECOM BUS INTERFACE - RECEIVE DIRECTION

| Pin \# | Signal Name | 1/0 | Signal <br> TYPE | Description |
| :---: | :---: | :---: | :---: | :---: |
| F25 | $\begin{aligned} & \text { STS3RxD_D_1_6 } \\ & \text { DS3/E3/STS1_Clk_OUT_5 } \\ & \text { RxSBData_6 } \end{aligned}$ | O | CMOS | Receive STS-3/STM-1 Telecom Bus - Channel 1 - Output Data Bus Pin Number 6/DS3/E3 Framer or Transmit STS-1 TOH Processor block line interface clock output Pin Channel 5: (DS3/E3/STS1_CLK_OUT_5): <br> The function of this output pin depends upon whether or not theSTS-3/STM-1 Telecom Bus Interface, associated with Channel 1 is enabled. <br> If STS-3/STM-1 Telecom Bus (Channel 1) has been enabled - STS-3/STM-1 Receive Telecom Bus - Output Data bus Pin Number 6: STSRxD_D_1_6: <br> This output pin along with STS3RxD_D_1_7 and STS3RxD_D_1[5:0] function as the STS-3/STM-1 Receive (Drop) Telecom Bus - Output Data Bus for Channel 1. The STS-3/STM-1 Telecom Bus Interface will update the data via this output upon the rising edge of STS3RxD_CLK_1. <br> If STS-3/STM-1 Telecom Bus (Channel 1) is disabled - DS3/ E3/STS1_CLK_OUT Line Interface Clock output Pin - <br> Channel 5: <br> This pin outputs a DS3, E3 or STS-1 rate clock signal to a DS3/ E3/STS-1 LIU IC. This output pin should be connected to the TxCLK input of the DS3/E3/STS-1 LIU IC (corresponding to Channel 5). <br> By default, the data, which is being output via the DS3/E3/ STS1_DATA_OUT_5 output pin will be updated upon the rising edge of this clock output signal. <br> For DS3/E3 Applications <br> The XRT94L43 can be configured to update the DS3/E3/ <br> STS1_DATA_5 output signal upon the falling edge of the DS3/ <br> E3/STS1_CLK_5 signal by setting Bit 0 (DS3/E3/ <br> STS1_CLK_OUT Invert), within the I/O Control Register - <br> Channel 5 (Indirect Address $=0 \times 6 \mathrm{E}, 0 \times 01$ ), (Direct Address $=$ $0 \times 6 \mathrm{~F} 01$ ) to a "1". <br> For STS-1 Applications <br> The XRT94L43 can not be configured to update the DS3/E3/ STS1_DATA_OUT_5 signal upon the falling edge of DS3/E3/ STS1_CLK_5. |

## STS-3/STM-1 TELECOM BUS INTERFACE - RECEIVE DIRECTION

| PIN \# | Signal Name | 1/O | Signal TYPE | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| H25 | ```STS3RxD_D_1_7 DS3/E3/STS1_Clk_OUT_9 RxSBData_7``` | O | CMOS | Receive STS-3/STM-1 Telecom Bus - Channel 1 - Output Data Bus Pin Number 7IDS3/E3 Framer or Transmit STS-1 TOH Processor block line interface clock output Pin Channel 9: (DS3/E3/STS1_CLK_OUT_9): <br> The function of this output pin depends upon whether or not theSTS-3/STM-1 Telecom Bus Interface, associated with Channel 1 is enabled. <br> If STS-3/STM-1 Telecom Bus (Channel 1) has been enabled - STS-3ISTM-1 Receive Telecom Bus - Output Data bus Pin Number 7: STSRxD_D_1_7: <br> This output pin along with STS3RxD_D_1[6:0] function as the STS-3/STM-1 Receive (Drop) Telecom Bus - Output Data Bus for Channel 1. The STS-3/STM-1 Telecom Bus Interface will update the data via this output upon the rising edge of STS3RxD_CLK_1. <br> Note: This output pin functions as the MSB (Most Significant Bit) for the STS-3/STM-1 Receive (Drop) Telecom Bus Interface - Output Data Bus (Channel 1). <br> If STS-3/STM-1 Telecom Bus (Channel 1) is disabled - DS3/ E3/STS1_CLK_OUT Line Interface Clock output Pin - <br> Channel 9: <br> This pin outputs a DS3, E3 or STS-1 rate clock signal to a DS3/ E3/STS-1 LIU IC. This output pin should be connected to the TxCLK input of the DS3/E3/STS-1 LIU IC (corresponding to Channel 9). <br> By default, the data, which is being output via the DS3/E3/ STS1_DATA_OUT_9 output pin will be updated upon the rising edge of this clock output pin. <br> For DS3/E3 Applications <br> The XRT94L43 can be configured to update the DS3/E3/ <br> STS1_DATA_9 output signal upon the falling edge of the DS3/ E3/STS1_CLK_9 signal by setting Bit 0 (DS3/E3/ STS1_CLK_OUT Invert), within the I/O Control Register Channel 9 (Indirect Address = 0xAE, 0x01), (Direct Address = 0xAF01) to a "1". <br> For STS-1 Applications <br> The XRT94L43 can not be configured to update the DS3/E3/ STS1_DATA_OUT_9 signal upon the falling edge of DS3/E3/ STS1_CLK_9. |

STS-3/STM-1 TELECOM BUS INTERFACE - RECEIVE DIRECTION

| PIN \# | Signal Name | I/O | Signal <br> TYPE | Description |
| :---: | :---: | :---: | :---: | :---: |
| Y24 | $\begin{aligned} & \text { STS3RxD_D_2_0 } \\ & \text { TxLEV_2 } \\ & \text { RxSBData_0 } \end{aligned}$ | O | CMOS | Receive STS-3/STM-1 Telecom Bus - Channel 2 - Output Data Bus Pin Number 0/TxLEV_2 (General Purpose) Output Pin: <br> The function of this output pin depends upon whether or not theSTS-3/STM-1 Telecom Bus Interface, associated with Channel 2 is enabled. <br> If STS-3/STM-1 Telecom Bus (Channel 2) has been enabled - STS-3/STM-1 Receive Telecom Bus - Output Data bus Pin Number 0: STSRxD_D_2_0: <br> This output pin along with STS3RxD_D_2[7:1] function as the STS-3/STM-1 Receive (Drop) Telecom Bus - Output Data Bus for Channel 2. The STS-3/STM-1 Telecom Bus Interface will update the data via this output upon the rising edge of STS3RxD_CLK_2. <br> Note: This input pin functions as the LSB (Least Significant Bit) of the Receive (Drop) Telecom Bus for Channel 2. <br> If STS-3/STM-1 Telecom Bus (Channel 2) is disabled TXLEV_2 (General Purpose) output Pin: <br> This output pin can be used as a general purpose output pin. <br> The state of this output pin can be controlled by writing the appropriate value into Bit 2 (TxLEV) within the Line Interface Drive Register associated with Channel 2 (Indirect Address = 0x3E, 0x80), (Direct Address $=0 \times 3 F 80$ ). <br> Note: For Product Legacy purposes, this pin is called TxLEV_2 because one possible application is to tie this output pin to a TxLEV (Transmit Line Build-Out Disable) input pin from one of Exar's XRT73LOX/ XRT75LOX DS3/E3/STS-1 LIU devices. However, this output pin, and the corresponding register bit can be used for any purpose. |

## STS-3/STM-1 TELECOM BUS INTERFACE - RECEIVE DIRECTION

| Pin \# | Signal Name | I/O | Signal <br> TyPE | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| Y23 | $\begin{aligned} & \text { STS3RxD_D_2_1 } \\ & \text { ENCODIS_2 } \\ & \text { RxSBData_1 } \end{aligned}$ | O | CMOS | Receive STS-3/STM-1 Telecom Bus - Channel 2 - Output Data Bus Pin Number 1/ENCODIS_2 (General Purpose) Output Pin: <br> The function of this output pin depends upon whether or not theSTS-3/STM-1 Telecom Bus Interface, associated with Channel 2 is enabled. <br> If STS-3/STM-1 Telecom Bus (Channel 2) has been enabled - STS-3/STM-1 Receive Telecom Bus - Output Data bus Pin Number 1: STSRxD_D_2_1: <br> This output pin along with STS3RxD_D_2[7:2] and STS3RxD_D_2_0 function as the STS-3/STM-1 Receive (Drop) Telecom Bus - Output Data Bus for Channel 2. The STS-3/STM-1 Telecom Bus Interface will update the data via this output upon the rising edge of STS3RxD_CLK_2. <br> If STS-3/STM-1 Telecom Bus (Channel 2) is disabled ENCODIS_2 (General Purpose) output Pin: <br> This output pin can be used as a general purpose output pin. The state of this output pin can be controlled by writing the appropriate value into Bit 3 (ENCODIS) within the Line Interface Drive Register associated with Channel 2 (Indirect Address $=0 \times 3 E, 0 \times 80$ ), (Direct Address $=0 \times 3 F 80$ ). <br> Nоте: For Product Legacy purposes, this pin is called ENCODIS_2 because one possible application is to tie this output pin to an ENCODIS (B3ZS/HDB3 Encoder Disable) input pin from one of Exar's XRT73LOX/ XRT75LOX DS3/E3/STS-1 LIU devices. However, this output pin, and the corresponding register bit can be used for any purpose. |

STS-3/STM-1 TELECOM BUS INTERFACE - RECEIVE DIRECTION

| PIN \# | Signal Name | 1/0 | Signal <br> TYPE | Description |
| :---: | :---: | :---: | :---: | :---: |
| W24 | $\begin{aligned} & \text { STS3RxD_D_2_2 } \\ & \text { DS3/E3/ } \\ & \text { STS1_Data_OUT_2 } \\ & \text { RxSBData_2 } \end{aligned}$ | O | CMOS | Receive STS-3/STM-1 Telecom Bus - Channel 2 - Output Data Bus Pin Number 2/DS3/E3 Framer or Transmit STS-1 TOH Processor block line interface output Pin - Channel 1 (DS3/E3/STS1_DATA_OUT_2): <br> The function of this output pin depends upon whether or not theSTS-3/STM-1 Telecom Bus Interface, associated with Channel 2 is enabled. <br> If STS-3/STM-1 Telecom Bus (Channel 2) has been enabled - STS-3/STM-1 Receive Telecom Bus - Output Data bus Pin Number 2: STSRxD_D_2_2: <br> This output pin along with STS3RxD_D_2[7:3] and STS3RxD_D_2[1:0] function as the STS-3/STM-1 Receive (Drop) Telecom Bus - Output Data Bus for Channel 2. The STS-3/STM-1 Telecom Bus Interface will update the data via this output upon the rising edge of STS3RxD_CLK_2. <br> If STS-3/STM-1 Telecom Bus (Channel 2) is disabled - DS3/ E3/STS1_DATA_OUT Line Interface Data output Pin - <br> Channel 2. <br> This pin outputs single-rail DS3, E3 or STS-1 data to a DS3/E3/ STS-1 LIU IC. This output pin should be connected to the TPOS/TDATA input of the DS3/E3/STS-1 LIU IC (corresponding to Channel 2). By default, the data that is output via this output pin will be updated upon the rising edge of the DS3/E3/ STS1_CLK_OUT_2 signal pin number AC25. <br> For DS3/E3 Applications <br> For DS3/E3 Applications the XRT94L43 can be configured to update this output signal upon the falling edge of the DS3/E3/ STS1_CLK_2 signal by setting Bit 2 (DS3/E3/STS1_CLK_OUT Invert), within the I/O Control Register - Channel 2 (Indirect Address = 0x3E, 0x01), (Direct Address = 0x3F01) to a "1". <br> For STS-1 Applications <br> The XRT94L43 can not be configured to update the DS3/E3/ STS1_DATA_OUT_2 signal upon the falling edge of DS3/E3/ STS1_CLK_OUT_2. |

## STS-3/STM-1 TELECOM BUS INTERFACE - RECEIVE DIRECTION

| PIN \# | Signal Name | 1/O | Signal TYPE | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| AC24 | ```STS3RxD_D_2_3 DS3/E3/ STS1_Data_OUT_6 RxSBData_3``` | O | CMOS | Receive STS-3/STM-1 Telecom Bus - Channel 2 - Output Data Bus Pin Number 3/DS3/E3 Framer or Transmit STS-1 TOH Processor block line interface output Pin - Channel 6 (DS3/E3/STS1_DATA_OUT_6): <br> The function of this output pin depends upon whether or not theSTS-3/STM-1 Telecom Bus Interface, associated with Channel 2 is enabled. <br> If STS-3/STM-1 Telecom Bus (Channel 2) has been enabled - STS-3ISTM-1 Receive Telecom Bus - Output Data bus Pin Number 3: STSRxD_D_2_3: <br> This output pin along with STS3RxD_D_2[7:4] and STS3RxD_D_2[2:0] function as the STS-3/STM-1 Receive (Drop) Telecom Bus - Output Data Bus for Channel 2. The STS-3/STM-1 Telecom Bus Interface will update the data via this output upon the rising edge of STS3RxD_CLK_2. <br> If STS-3/STM-1 Telecom Bus (Channel 2) is disabled - DS3/ E3ISTS1_DATA_OUT Line Interface Data output Pin Channel 6. <br> This pin outputs single-rail DS3, E3 or STS-1 data to a DS3/E3/ STS-1 LIU IC. This output pin should be connected to the TPOS/TDATA input of the DS3/E3/STS-1 LIU IC (corresponding to Channel 6). By default, the data that is output via this pin will be updated upon the rising edge of the DS3/E3/ <br> STS1_CLK_OUT_6 signal pin number AA22. <br> For DS3/E3 Applications <br> The XRT94L43 can be configured to update this output signal upon the falling edge of the DS3/E3/STS1_CLK_6 signal by setting Bit 2 (DS3/E3/STS1_CLK_OUT Invert), within the I/O Control Register - Channel 6 (Indirect Address = 0x7E, 0x01), (Direct Address = 0x7F01) to a "1". <br> For STS-1 Applications <br> The XRT94L43 can not be configured to update the DS3/E3/ STS1_DATA_OUT_6 signal upon the falling edge of DS3/E3/ STS1_CLK_OUT_6. |

## STS-3/STM-1 TELECOM BUS INTERFACE - RECEIVE DIRECTION

| Pin \# | Signal Name | 1/0 | Signal <br> TyPE | Description |
| :---: | :---: | :---: | :---: | :---: |
| AC21 | $\begin{aligned} & \text { STS3RxD_D_2_4 } \\ & \text { DS3/E3/ } \\ & \text { STS1_Clk_OUT_10 } \\ & \text { RxSBData_4 } \end{aligned}$ | O | CMOS | Receive STS-3/STM-1 Telecom Bus - Channel 2 - Output Data Bus Pin Number 4/DS3/E3 Framer or Transmit STS-1 TOH Processor block line interface output Pin - Channel 10 (DS3/E3/STS1_DATA_OUT_10): <br> The function of this output pin depends upon whether or not theSTS-3/STM-1 Telecom Bus Interface, associated with Channel 2 is enabled. <br> If STS-3/STM-1 Telecom Bus (Channel 2) has been enabled - STS-3/STM-1 Receive Telecom Bus - Output Data bus Pin Number 4: STSRxD_D_2_4: <br> This output pin along with STS3RxD_D_2[7:5] and STS3RxD_D_2[3:0] function as the STS-3/STM-1 Receive (Drop) Telecom Bus - Output Data Bus for Channel 2. The STS-3/STM-1 Telecom Bus Interface will update the data via this output upon the rising edge of STS3RxD_CLK_2. <br> If STS-3/STM-1 Telecom Bus (Channel 2) is disabled - DS3/ E3/STS1_DATA_OUT Line Interface Data output Pin - <br> Channel 10. <br> This pin outputs single-rail DS3, E3 or STS-1 data to a DS3/E3/ STS-1 LIU IC. This output pin should be connected to the TPOS/TDATA input of the DS3/E3/STS-1 LIU IC (corresponding to Channel 10). By default, the data that is being output via the DS3/E3/STS1_DATA_OUT_10 output pin will be updated upon the rising edge of this output clock signal. <br> For DS3/E3 Applications <br> The XRT94L43 can be configured to update the DS3/E3/ STS1_DATA_10 output signal upon the falling edge of the DS3/ E3/STS1_CLK_10 signal by setting Bit 2 (DS3/E3/ STS1_CLK_OUT Invert), within the I/O Control Register Channel 10 (Indirect Address = 0xBE, 0x01), (Direct Address = 0xBF01) to a "1". <br> For STS-1 Applications <br> The XRT94L43 can not be configured to update the DS3/E3/ STS1_DATA_OUT_10 signal upon the falling edge of DS3/E3/ STS1_CLK_OUT_10. |

## STS-3/STM-1 TELECOM BUS INTERFACE - RECEIVE DIRECTION

| PIN \# | Signal Name | 1/O | SIGNAL TYPE | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| AC25 | ```STS3RxD_D_2_5 DS3/E3/STS1_Clk_OUT_2 RxSBData_5``` | O | CMOS | Receive STS-3/STM-1 Telecom Bus - Channel 2 - Output Data Bus Pin Number 5/DS3/E3 Framer or Transmit STS-1 TOH Processor block line interface clock output Pin Channel 2: (DS3/E3/STS1_CLK_OUT_2): <br> The function of this output pin depends upon whether or not theSTS-3/STM-1 Telecom Bus Interface, associated with Channel 2 is enabled. <br> If STS-3/STM-1 Telecom Bus (Channel 2) has been enabled - STS-3/STM-1 Receive Telecom Bus - Output Data bus Pin Number 5: STSRxD_D_2_5: <br> This output pin along with STS3RxD_D_2[7:6] and STS3RxD_D_2[4:0] function as the STS-3/STM-1 Receive (Drop) Telecom Bus - Output Data Bus for Channel 2. The STS-3/STM-1 Telecom Bus Interface will update the data via this output upon the rising edge of STS3RxD_CLK_2. <br> If STS-3/STM-1 Telecom Bus (Channel 2) is disabled - DS3/ E3ISTS1_CLK_OUT Line Interface Clock output Pin Channel 2: <br> This pin outputs a DS3, E3 or STS-1 rate clock signal to a DS3/ E3/STS-1 LIU IC. This output pin should be connected to the TxCLK input of the DS3/E3/STS-1 LIU IC (corresponding to Channel 2). <br> By default, the data, which is being output via the DS3/E3/ STS1_DATA_OUT_2 output pin will be updated upon the rising edge of this output clock signal. <br> For DS3/E3 Applications <br> The XRT94L43 can be configured to update the DS3/E3/ STS1_DATA_2 output signal upon the falling edge of the DS3/ E3/STS1_CLK_2 signal by setting Bit 0 (DS3/E3/ STS1_CLK_OUT Invert), within the I/O Control Register Channel 2 (Indirect Address = 0x3E, 0x01), (Direct Address = 0x3F01) to a "1". <br> For STS-1 Applications <br> The XRT94L43 can not be configured to update the DS3/E3/ STS1_DATA_OUT_2 signal upon the falling edge of DS3/E3/ STS1_CLK_2. |

## STS-3/STM-1 TELECOM BUS INTERFACE - RECEIVE DIRECTION

| PIN \# | SigNaL Name | 1/0 | Signal Type | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| AA22 | $\begin{aligned} & \text { STS3RxD_D_2_6 } \\ & \text { DS3/E3/STS1_CIk_OUT_6 } \\ & \text { RxSBData_6 } \end{aligned}$ | 0 | CMOS | Receive STS-3/STM-1 Telecom Bus - Channel 2 - Output Data Bus Pin Number 6/DS3/E3 Framer or Transmit STS-1 TOH Processor block line interface clock output Pin Channel 6: (DS3/E3/STS1_CLK_OUT_6): <br> The function of this output pin depends upon whether or not theSTS-3/STM-1 Telecom Bus Interface, associated with Channel 2 is enabled. <br> If STS-3/STM-1 Telecom Bus (Channel 2) has been enabled - STS-3/STM-1 Receive Telecom Bus - Output Data bus Pin Number 6: STSRxD_D_2_6: <br> This output pin along with STS3RxD_D_2_7 and STS3RxD_D_2[5:0] function as the STS-3/STM-1 Receive (Drop) Telecom Bus - Output Data Bus for Channel 2. The STS-3/STM-1 Telecom Bus Interface will update the data via this output upon the rising edge of STS3RxD_CLK_2. <br> If STS-3/STM-1 Telecom Bus (Channel 2) is disabled - DS3/ E3/STS1_CLK_OUT Line Interface Clock output Pin - <br> Channel 6: <br> This pin outputs a DS3, E3 or STS-1 rate clock signal to a DS3/ E3/STS-1 LIU IC. This output pin should be connected to the TxCLK input of the DS3/E3/STS-1 LIU IC (corresponding to Channel 6). <br> By default, the data, which is being output via the DS3/E3/ STS1_DATA_OUT_6 output pin will be updated upon the rising edge of this output clock signal. <br> For DS3/E3 Applications <br> The XRT94L43 can be configured to update the DS3/E3/ STS1_DATA_6 output signal upon the falling edge of the DS3/ E3/STS1_CLK_6 signal by setting Bit 0 (DS3/E3/ STS1_CLK_OUT Invert), within the I/O Control Register Channel 6 (Indirect Address = 0x7E, 0x01), (Direct Address = 0x7F01) to a "1". <br> For STS-1 Applications <br> The XRT94L43 can not be configured to update the DS3/E3/ STS1_DATA_OUT_6 signal upon the falling edge of DS3/E3/ STS1_CLK_6. |

## STS-3/STM-1 TELECOM BUS INTERFACE - RECEIVE DIRECTION

| PIN \# | Signal Name | 1/O | Signal TyPE | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| AE23 | $\begin{aligned} & \text { STS3RxD_D_2_7 } \\ & \text { DS3/E3/ } \\ & \text { STS1_Clk_OUT_10 } \\ & \text { RxSBData_7 } \end{aligned}$ | O | CMOS | Receive STS-3/STM-1 Telecom Bus - Channel 2 - Output Data Bus Pin Number 7IDS3/E3 Framer or Transmit STS-1 TOH Processor block line interface clock output Pin Channel 10: (DS3/E3/STS1_CLK_OUT_10): <br> The function of this output pin depends upon whether or not theSTS-3/STM-1 Telecom Bus Interface, associated with Channel 2 is enabled. <br> If STS-3/STM-1 Telecom Bus (Channel 2) has been enabled - STS-3/STM-1 Receive Telecom Bus - Output Data bus Pin Number 7: STSRxD_D_2_7: <br> This output pin along with STS3RxD_D_2[6:0] function as the STS-3/STM-1 Receive (Drop) Telecom Bus - Output Data Bus for Channel 2. The STS-3/STM-1 Telecom Bus Interface will update the data via this output upon the rising edge of STS3RxD_CLK_2. <br> Note: This output pin functions as the MSB (Most Significant Bit) for the STS-3/STM-1 Receive (Drop) Telecom Bus Interface - Output Data Bus (Channel 2). <br> If STS-3/STM-1 Telecom Bus (Channel 2) is disabled - DS3/ E3/STS1_CLK_OUT Line Interface Clock output Pin - <br> Channel 10: <br> This pin outputs a DS3, E3 or STS-1 rate clock signal to a DS3/ E3/STS-1 LIU IC. This output pin should be connected to the TxCLK input of the DS3/E3/STS-1 LIU IC (corresponding to Channel 10). <br> By default, the data, which is being output via the DS3/E3/ STS1_DATA_OUT_10 output pin will be updated upon the rising edge of this output clock signal. <br> For DS3/E3 Applications <br> The XRT94L43 can be configured to update the DS3/E3/ STS1_DATA_10 output signal upon the falling edge of the DS3/ E3/STS1_CLK_10 signal by setting Bit 0 (DS3/E3/ STS1_CLK_OUT Invert), within the I/O Control Register Channel 10 (Indirect Address = 0xBE, 0x01), (Direct Address = 0xBF01) to a "1". <br> For STS-1 Applications <br> The XRT94L43 can not be configured to update the DS3/E3/ STS1_DATA_OUT_10 signal upon the falling edge of DS3/E3/ STS1_CLK_10. |

## STS-3/STM-1 TELECOM BUS INTERFACE - RECEIVE DIRECTION

| Pin \# | Signal Name | I/O | Signal <br> Type | Description |
| :---: | :---: | :---: | :---: | :---: |
| AE21 | $\begin{aligned} & \text { STS3RxD_D_3_0 } \\ & \text { TxLEV_3 } \\ & \text { RxSBData_0 } \end{aligned}$ | O | CMOS | Receive STS-3/STM-1 Telecom Bus - Channel 3 - Output Data Bus Pin Number 0/TxLEV_3 (General Purpose) Output Pin: <br> The function of this output pin depends upon whether or not theSTS-3/STM-1 Telecom Bus Interface, associated with Channel 3 is enabled. <br> If STS-3/STM-1 Telecom Bus (Channel 3) has been enabled - STS-3/STM-1 Receive Telecom Bus - Output Data bus Pin Number 0: STSRxD_D_3_0: <br> This output pin along with STS3RxD_D_3[7:1] function as the STS-3/STM-1 Receive (Drop) Telecom Bus - Output Data Bus for Channel 3. The STS-3/STM-1 Telecom Bus Interface will update the data via this output upon the rising edge of STS3RxD_CLK_3. <br> Note: This input pin functions as the LSB (Least Significant Bit) of the Receive (Drop) Telecom Bus for Channel 3. <br> If STS-3/STM-1 Telecom Bus (Channel 3) is disabled TXLEV_3 (General Purpose) output Pin: <br> This output pin can be used as a general purpose output pin. <br> The state of this output pin can be controlled by writing the appropriate value into Bit 2 (TxLEV) within the Line Interface Drive Register associated with Channel 3 (Indirect Address = 0x4E, 0x80), (Direct Address = 0x4F80). <br> Note: For Product Legacy purposes, this pin is called TxLEV_3 because one possible application is to tie this output pin to a TxLEV (Transmit Line Build-Out Disable) input pin from one of Exar's XRT73LOX/ XRT75LOX DS3/E3/STS-1 LIU devices. However, this output pin, and the corresponding register bit can be used for any purpose. |

## STS-3/STM-1 TELECOM BUS INTERFACE - RECEIVE DIRECTION

| Pin \# | Signal Name | I/O | Signal <br> TyPE | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| AC19 | $\begin{aligned} & \text { STS3RxD_D_3_1 } \\ & \text { ENCODIS_3 } \\ & \text { RxSBData_1 } \end{aligned}$ | O | CMOS | Receive STS-3/STM-1 Telecom Bus - Channel 3 - Output Data Bus Pin Number 1/ENCODIS_3 (General Purpose) Output Pin: <br> The function of this output pin depends upon whether or not theSTS-3/STM-1 Telecom Bus Interface, associated with Channel 3 is enabled. <br> If STS-3/STM-1 Telecom Bus (Channel 3) has been enabled - STS-3/STM-1 Receive Telecom Bus - Output Data bus Pin Number 1: STSRxD_D_3_1: <br> This output pin along with STS3RxD_D_3[7:2] and STS3RxD_D_3_0 function as the STS-3/STM-1 Receive (Drop) Telecom Bus - Output Data Bus for Channel 3. The STS-3/STM-1 Telecom Bus Interface will update the data via this output upon the rising edge of STS3RxD_CLK_3. <br> If STS-3/STM-1 Telecom Bus (Channel 3) is disabled ENCODIS_3 (General Purpose) output Pin: <br> This output pin can be used as a general purpose output pin. The state of this output pin can be controlled by writing the appropriate value into Bit 3 (ENCODIS) within the Line Interface Drive Register associated with Channel 3 (Indirect Address $=0 \times 4 \mathrm{E}, 0 \times 80$ ), (Direct Address $=0 \times 4 F 80$ ). <br> Nоте: For Product Legacy purposes, this pin is called ENCODIS_3 because one possible application is to tie this output pin to an ENCODIS (B3ZS/HDB3 Encoder Disable) input pin from one of Exar's XRT73LOX/ XRT75LOX DS3/E3/STS-1 LIU devices. However, this output pin, and the corresponding register bit can be used for any purpose. |

STS-3/STM-1 TELECOM BUS INTERFACE - RECEIVE DIRECTION

| Pin \# | Signal Name | 1/0 | SignAL <br> TYPE | Description |
| :---: | :---: | :---: | :---: | :---: |
| AB21 | ```STS3RxD_D_3_2 DS3/E3/ STS1_Data_OUT_3 RxSBData_2``` | O | CMOS | Receive STS-3/STM-1 Telecom Bus - Channel 3 - Output Data Bus Pin Number 2IDS3/E3 Framer or Transmit STS-1 TOH Processor block line interface output Pin - Channel 3 (DS3/E3/STS1_DATA_OUT_3): <br> The function of this output pin depends upon whether or not theSTS-3/STM-1 Telecom Bus Interface, associated with Channel 3 is enabled. <br> If STS-3/STM-1 Telecom Bus (Channel 3) has been enabled - STS-3/STM-1 Receive Telecom Bus - Output Data bus Pin Number 2: STSRxD_D_3_2: <br> This output pin along with STS3RxD_D_3[7:3] and STS3RxD_D_3[1:0] function as the STS-3/STM-1 Receive (Drop) Telecom Bus - Output Data Bus for Channel 3. The STS-3/STM-1 Telecom Bus Interface will update the data via this output upon the rising edge of STS3RxD_CLK_3. <br> If STS-3/STM-1 Telecom Bus (Channel 3) is disabled - DS3/ E3/STS1_DATA_OUT Line Interface Data output Pin - <br> Channel 3. <br> This pin outputs single-rail DS3, E3 or STS-1 data to a DS3/E3/ STS-1 LIU IC. This output pin should be connected to the TPOS/TDATA input of the DS3/E3/STS-1 LIU IC (corresponding to Channel 3). By default, the data that is output via this pin will be updated upon the rising edge of the DS3/E3/ <br> STS1_CLK_OUT_3 signal pin number AB20. <br> For DS3/E3 Applications <br> The XRT94L43 can be configured to update this output signal upon the falling edge of the DS3/E3/STS1_CLK_3 signal by setting Bit 2 (DS3/E3/STS1_CLK_OUT Invert), within the I/O Control Register - Channel 3 (Indirect Address = 0x4E, 0x01), (Direct Address $=0 \times 4 F 01$ ) to a "1". <br> For STS-1 Applications <br> The XRT94L43 can not be configured to update the DS3/E3/ STS1_DATA_OUT_3 signal upon the falling edge of DS3/E3/ STS1_CLK_OUT_3. |

Experience Our Connectivity

STS-3/STM-1 TELECOM BUS INTERFACE - RECEIVE DIRECTION

| PIN \# | Signal Name | 1/0 | Signal <br> TyPE | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| AE18 | $\begin{aligned} & \text { STS3RxD_D_3_3 } \\ & \text { DS3/E3/ } \\ & \text { STS1_Data_OUT_7 } \\ & \text { RxSBData_3 } \end{aligned}$ | O | CMOS | Receive STS-3/STM-1 Telecom Bus - Channel 3 - Output Data Bus Pin Number 3/DS3/E3 Framer or Transmit STS-1 TOH Processor block line interface output Pin - Channel 7 (DS3/E3/STS1_DATA_OUT_7): <br> The function of this output pin depends upon whether or not theSTS-3/STM-1 Telecom Bus Interface, associated with Channel 3 is enabled. <br> If STS-3/STM-1 Telecom Bus (Channel 3) has been enabled - STS-3ISTM-1 Receive Telecom Bus - Output Data bus Pin Number 3: STSRxD_D_3_3: <br> This output pin along with STS3RxD_D_3[7:4] and STS3RxD_D_3[2:0] function as the STS-3/STM-1 Receive (Drop) Telecom Bus - Output Data Bus for Channel 3. The STS-3/STM-1 Telecom Bus Interface will update the data via this output upon the rising edge of STS3RxD_CLK_3. <br> If STS-3/STM-1 Telecom Bus (Channel 3) is disabled - DS3/ E3/STS1_DATA_OUT Line Interface Data output Pin - <br> Channel 6. <br> This pin outputs single-rail DS3, E3 or STS-1 data to a DS3/E3/ STS-1 LIU IC. This output pin should be connected to the TPOS/TDATA input of the DS3/E3/STS-1 LIU IC (corresponding to Channel 7). By default, the data that is output via this pin will be updated upon the rising edge of the DS3/E3/ STS1_CLK_OUT_7 signal pin number AD19. <br> For DS3/E3 Applications <br> The XRT94L43 can be configured to update this output signal upon the falling edge of the DS3/E3/STS1_CLK_7 signal by setting Bit 2 (DS3/E3/STS1_CLK_OUT Invert), within the I/O Control Register - Channel 7 (Indirect Address $=0 \times 8 \mathrm{E}, 0 \times 01$ ), (Direct Address $=0 \times 8$ F01) to a "1". <br> For STS-1 Applications <br> The XRT94L43 can not be configured to update the DS3/E3/ STS1_DATA_OUT_7 signal upon the falling edge of DS3/E3/ STS1_CLK_OUT_7. |

STS-3/STM-1 TELECOM BUS INTERFACE - RECEIVE DIRECTION

| PIN \# | Signal Name | 1/0 | Signal <br> Type | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| AE15 | $\begin{aligned} & \text { STS3RxD_D_3_4 } \\ & \text { DS3/E3/ } \\ & \text { STS1_Data_OUT_11 } \\ & \text { RxSBData_4 } \end{aligned}$ | O | CMOS | Receive STS-3/STM-1 Telecom Bus - Channel 3 - Output Data Bus Pin Number 4/DS3/E3 Framer or Transmit STS-1 TOH Processor block line interface output Pin - Channel 11 (DS3/E3/STS1_DATA_OUT_11): <br> The function of this output pin depends upon whether or not theSTS-3/STM-1 Telecom Bus Interface, associated with Channel 3 is enabled. <br> If STS-3/STM-1 Telecom Bus (Channel 3) has been enabled - STS-3/STM-1 Receive Telecom Bus - Output Data bus Pin Number 4: STSRxD_D_3_4: <br> This output pin along with STS3RxD_D_3[7:5] and STS3RxD_D_3[3:0] function as the STS-3/STM-1 Receive (Drop) Telecom Bus - Output Data Bus for Channel 3. The STS-3/STM-1 Telecom Bus Interface will update the data via this output upon the rising edge of STS3RxD_CLK_3. <br> If STS-3/STM-1 Telecom Bus (Channel 3) is disabled - DS3/ E3/STS1_DATA_OUT Line Interface Data output Pin - <br> Channel 1. <br> This pin outputs single-rail DS3, E3 or STS-1 data to a DS3/E3/ STS-1 LIU IC. This output pin should be connected to the TPOS/TDATA input of the DS3/E3/STS-1 LIU IC (corresponding to Channel 11). By default, the data that is being output via this output pin will be updated upon the rising edge of the DS3/ E3/STS-1_CLK_OUT_11 signal pin number AB15. <br> For DS3/E3 Applications <br> The XRT94L43 can be configured to update the DS3/E3/ STS1_DATA_11 output signal upon the falling edge of the DS3/ E3/STS1_CLK_11 signal by setting Bit 2 (DS3/E3/ STS1_CLK_OUT Invert), within the I/O Control Register Channel 11 (Indirect Address = 0xCE, 0x01), (Direct Address = $0 x C F 01$ ) to a "1". <br> For STS-1 Applications <br> The XRT94L43 can not be configured to update the DS3/E3/ STS1_DATA_OUT_11 signal upon the falling edge of DS3/E3/ STS1_CLK_OUT_11. |

## STS-3/STM-1 TELECOM BUS INTERFACE - RECEIVE DIRECTION

| PIN \# | Signal Name | 1/O | SIGNAL TYPE | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| AB20 | ```STS3RxD_D_3_5 DS3/E3/STS1_Clk_OUT_3 RxSBData_5``` | O | CMOS | Receive STS-3/STM-1 Telecom Bus - Channel 3 - Output Data Bus Pin Number 5/DS3/E3 Framer or Transmit STS-1 TOH Processor block line interface clock output Pin Channel 3: (DS3/E3/STS1_CLK_OUT_3): <br> The function of this output pin depends upon whether or not theSTS-3/STM-1 Telecom Bus Interface, associated with Channel 3 is enabled. <br> If STS-3/STM-1 Telecom Bus (Channel 3) has been enabled - STS-3/STM-1 Receive Telecom Bus - Output Data bus Pin Number 5: STSRxD_D_3_5: <br> This output pin along with STS3RxD_D_3[7:6] and STS3RxD_D_3[4:0] function as the STS-3/STM-1 Receive (Drop) Telecom Bus - Output Data Bus for Channel 3. The STS-3/STM-1 Telecom Bus Interface will update the data via this output upon the rising edge of STS3RxD_CLK_3. <br> If STS-3/STM-1 Telecom Bus (Channel 3) is disabled - DS3/ E3ISTS1_CLK_OUT Line Interface Clock output Pin Channel 3: <br> This pin outputs a DS3, E3 or STS-1 rate clock signal to a DS3/ E3/STS-1 LIU IC. This output pin should be connected to the TxCLK input of the DS3/E3/STS-1 LIU IC (corresponding to Channel 3). <br> By default, the data, which is being output via the DS3/E3/ STS1_DATA_OUT_3 output pin will be updated upon the rising edge of this output pin. <br> For DS3/E3 Applications <br> The XRT94L43 can be configured to update the DS3/E3/ STS1_DATA_3 output signal upon the falling edge of the DS3/ E3/STS1_CLK_3 signal by setting Bit 0 (DS3/E3/ STS1_CLK_OUT Invert), within the I/O Control Register Channel 3 (Indirect Address = 0x4E, 0x01), (Direct Address = 0x4F01) to a "1". <br> For STS-1 Applications <br> The XRT94L43 can not be configured to update the DS3/E3/ STS1_DATA_OUT_3 signal upon the falling edge of DS3/E3/ STS1_CLK_3. |

STS-3/STM-1 TELECOM BUS INTERFACE - RECEIVE DIRECTION

| Pin \# | Signal Name | 1/0 | Signal <br> Type | Description |
| :---: | :---: | :---: | :---: | :---: |
| AD19 | $\begin{aligned} & \text { STS3RxD_D_3_6 } \\ & \text { DS3/E3/STS1_CIk_OUT_7 } \\ & \text { RxSBData_6 } \end{aligned}$ | O | CMOS | Receive STS-3/STM-1 Telecom Bus - Channel 3 - Output Data Bus Pin Number 6/DS3/E3 Framer or Transmit STS-1 TOH Processor block line interface clock output Pin Channel 7: (DS3/E3/STS1_CLK_OUT_7): <br> The function of this output pin depends upon whether or not theSTS-3/STM-1 Telecom Bus Interface, associated with Channel 3 is enabled. <br> If STS-3/STM-1 Telecom Bus (Channel 3) has been enabled - STS-3/STM-1 Receive Telecom Bus - Output Data bus Pin Number 6: STSRxD_D_3_6: <br> This output pin along with STS3RxD_D_3_7 and STS3RxD_D_3[5:0] function as the STS-3/STM-1 Receive (Drop) Telecom Bus - Output Data Bus for Channel 3. The STS-3/STM-1 Telecom Bus Interface will update the data via this output upon the rising edge of STS3RxD_CLK_3. <br> If STS-3/STM-1 Telecom Bus (Channel 3) is disabled - DS3/ E3/STS1_CLK_OUT Line Interface Clock output Pin - <br> Channel 7: <br> This pin outputs a DS3, E3 or STS-1 rate clock signal to a DS3/ E3/STS-1 LIU IC. This output pin should be connected to the TxCLK input of the DS3/E3/STS-1 LIU IC (corresponding to Channel 7). <br> By default, the data, which is being output via the DS3/E3/ STS1_DATA_OUT_7 output pin will be updated upon the rising edge of this output pin. <br> For DS3/E3 Applications <br> The XRT94L43 can be configured to update the DS3/E3/ <br> STS1_DATA_6 output signal upon the falling edge of the DS3/ E3/STS1_CLK_7 signal by setting Bit 0 (DS3/E3/ <br> STS1_CLK_OUT Invert), within the I/O Control Register Channel 7 (Indirect Address $=0 \times 8 \mathrm{E}, 0 \times 01$ ), (Direct Address $=$ 0x8F01) to a "1". <br> For STS-1 Applications <br> The XRT94L43 can not be configured to update the DS3/E3/ STS1_DATA_OUT_7 signal upon the falling edge of DS3/E3/ STS1_CLK_7. |

## STS-3/STM-1 TELECOM BUS INTERFACE - RECEIVE DIRECTION

| PIN \# | Signal Name | 1/O | SIGNAL TYPE | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| AB15 | ```STS3RxD_D_3_7 DS3/E3/STS1_Clk_OUT_11 RxSBData_7``` | O | CMOS | Receive STS-3ISTM-1 Telecom Bus - Channel 3 - Output Data Bus Pin Number 7IDS3IE3 Framer or Transmit STS-1 TOH Processor block line interface clock output Pin Channel 11: (DS3/E3ISTS1_CLK_OUT_11): <br> The function of this output pin depends upon whether or not theSTS-3/STM-1 Telecom Bus Interface, associated with Channel 3 is enabled. <br> If STS-3/STM-1 Telecom Bus (Channel 3) has been enabled - STS-3/STM-1 Receive Telecom Bus - Output Data bus Pin Number 7: STSRxD_D_3_7: <br> This output pin along with STS3RxD_D_3[6:0] function as the STS-3/STM-1 Receive (Drop) Telecom Bus - Output Data Bus for Channel 3. The STS-3/STM-1 Telecom Bus Interface will update the data via this output upon the rising edge of STS3RxD_CLK_3. <br> Nоте: This output pin functions as the MSB (Most Significant Bit) for the STS-3/STM-1 Receive (Drop) Telecom Bus Interface - Output Data Bus (Channel 3). <br> If STS-3/STM-1 Telecom Bus (Channel 3) is disabled - DS3/ E3/STS1_CLK_OUT Line Interface Clock output Pin Channel 11: <br> This pin outputs a DS3, E3 or STS-1 rate clock signal to a DS3/ E3/STS-1 LIU IC. This output pin should be connected to the TxCLK input of the DS3/E3/STS-1 LIU IC (corresponding to Channel 11). <br> By default, the data, which is being output via the DS3/E3/ STS1_DATA_OUT_11 output pin will be updated upon the rising edge of this clock output signal. <br> For DS3/E3 Applications <br> The XRT94L43 can be configured to update the DS3/E3/ STS1_DATA_11 output signal upon the falling edge of the DS3/ E3/STS1_CLK_11 signal by setting Bit 0 (DS3/E3/ <br> STS1_CLK_OUT Invert), within the I/O Control Register - <br> Channel 11 (Indirect Address = 0xCE, 0x01), (Direct Address = 0xCF01) to a "1". <br> For STS-1 Applications <br> The XRT94L43 can not be configured to update the DS3/E3/ STS1_DATA_OUT_11 signal upon the falling edge of DS3/E3/ STS1_CLK_11. |

## RECEIVE TRANSPORT OVERHEAD INTERFACE

| Pin \# | Signal Name | 1/0 | Signal <br> Type | Description |
| :---: | :---: | :---: | :---: | :---: |
| Y5 | RxTOHClk | 0 | CMOS | Receive TOH Output Port - Clock Output: <br> This output pin, along with RxTOH, RxTOHValid and RxTOHFrame function as the Receive TOH Output Port: <br> The Receive TOH Output Port is used to obtain the value of the TOH Bytes, within the incoming STS-12/STM-4 signal. <br> This output pin provides a clock signal. <br> If the RxTOHValid output pin is "High", then the contents of the TOH bytes within the incoming STS-12 data-stream, will be serially output via the RxTOH output. This data will be updated upon the falling edge of this clock signal. Therefore, it is advisable to sample the data (at the RxTOH output pin) upon the rising edge of this clock output signal. |
| W5 | RxTOHValid | 0 | CMOS | Receive TOH Output Port - TOH Valid (or READY) indicator: <br> This output pin, along with RxTOH and RxTOHFrame function as the Receive TOH Output Port. <br> This output pin will toggle "High" whenever valid TOH data is being output via the RxTOH output pin. |
| V6 | RxTOH | 0 | CMOS | Receive TOH Output port - Output Pin: <br> This output pin, along with RxTOHCIk, RxTOHValid and RxTOHFrame function as the Receive TOH Output port. <br> All TOH data, that resides within the incoming STS-12 data-stream will be output via this output pin. <br> The RxTOHValid output pin will toggle "High", coincident with anytime a bit (from the Receive STS-12 TOH data) is being output via this output pin. The RxTOHFrame output pin will pulse "High" (for eight periods of RxTO$\mathrm{HClk})$ coincident to when the A 1 byte is being output via this output pin. Data, on this output pin, is updated upon the falling edge of RxTOHCl . |
| W6 | RxTOHFrame | 0 | CMOS | Receive TOH Output Port - STS-12/STM-4 Frame Indicator: <br> This output pin, along with the RxTOHClk, RxTOHValid and RxTOH output pins function as the Receive TOH Output port. <br> This output pin will pulse "High", for one period of RxTOHCIk, one RxTOHClk period prior to the very first TOH bit (of a given STS-12 frame) being output via the RxTOH output pin. |
| W2 | RxLDCCVAL | 0 | CMOS | Receive - Line DCC Output Port - DCC Value Indicator Output Pin: <br> This output pin, along with the RxTOHClk and the RxLDCC output pins function as the Receive Line DCC output port of the XRT94L43. <br> This output pin pulses "High" coincident to when the Receive Line DCC output port outputs a DCC bit via the RxLDCC output pin. <br> This output pin is updated upon the falling edge of RxTOHClk. <br> The Line DCC HDLC Controller circuitry that is interfaced to this output pin, the RxLDCC and the RxTOHClk pins is suppose to do the following. <br> 1. It should continuously sample and monitor the state of this output pin upon the rising edge of RxTOHClk. <br> 2. Anytime the Line DCC HDLC circuitry samples this output pin being "High", it should sample and latch the data on the RxLDCC output pin (as a valid Line DCC bit) into the Line DCC HDLC circuitry. |

## RECEIVE TRANSPORT OVERHEAD INTERFACE

| PIN \# | Signal Name | 1/O | SignAL TYPE | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| W3 | RxLDCC | O | CMOS | Receive - Line DCC Output Port - Output Pin: <br> This output pin, along with RxLDCCVAL and the RxTOHClk output pins function as the Receive Line DCC output port of the XRT94L43. <br> This pin outputs the contents of the Line DCC (e.g., the D4, D5, D6, D7, D8, D9, D10, D11 and D12 bytes), within the incoming STS-12 datastream. The Receive Line DCC Output port will assert the RxLDCCVAL output pin, in order to indicate that the data, residing on the RxLDCC output pin is a valid Line DCC byte. The Receive Line DCC output port will update the RxLDCCVAL and the RxLDCC output pins upon the falling edge of the RxTOHClk output pin. The Line DCC HDLC circuitry that is interfaced to this output pin, the RxLDCCVAL and the RxTOHClk pins is suppose to do the following. <br> 1. It should continuously sample and monitor the state of the RxLDCCVAL output pin upon the rising edge of RxTOHClk. <br> 2. Anytime the Line DCC HDLC circuitry samples the RxLDCCVAL output pin "High", it should sample and latch the contents of this output pin (as a valid Line DCC bit) into the Line DCC HDLC circuitry. |
| Y1 | RxE1F1E2FP | O | CMOS | Receive - Order-Wire Output Port - Frame Boundary Indicator: <br> This output pin, along with RxE1F1E2, RxE1F1E2Val and the RxTOHClk output pins function as the Receive Order-Wire Output port of the XRT94L43. <br> This output pin pulses "High" (for one period of RxTOHClk) coincident to when the very first bit (of the E1 byte) is being output via the RxE1F1E2 output pin. |
| Y2 | RxE1F1E2 | O | CMOS | Receive - Order-Wire Output Port - Output Pin: <br> This output pin, along with RxE1F1E2Val, RxE1F1F2FP, and the RxTOHClk output pins function as the Receive Order-Wire Output Port of the XRT94L43. <br> This pin outputs the contents of the Order-Wire bytes (e.g., the E1, F1 and E2 bytes) within the incoming STS-12 data-stream. <br> The Receive Order-Wire Output port will pulse the RxE1F1E2FP output pin "High" (for one period of RxTOHClk) coincident to when the very first bit (of the E1 byte) is being output via the RxE1F1E2 output pin. Additionally, the Receive Order-Wire Output port will also assert the RxE1F1E2Val output pin, in order to indicate that the data, residing on the RxE1F1E2 output pin is a valid Order-Wire byte. <br> The Receive Order-Wire output port will update the RxE1F1E2Val, the RxE1F1E2FP and the RxE1F1E2 output pins upon the falling edge of the RxTOHClk output pin. <br> The Receive Order-Wire circuitry that is interfaced to this output pin, and the RxE1F1E2Val, the RxE1F1E2 and the RxTOHClk pins is suppose to do the following; <br> 1. It should continuously sample and monitor the state of the RxE1F1E2Val and RxE1F1E2FP output pins upon the rising edge of RxTOHClk. <br> 2. Anytime the Order-wire circuitry samples the RxE1F1E2Val and RxE1F1E2FP output pins "High", it should begin to sample and latch the contents of this output pin (as a valid Order-Wire bit) into the Order-Wire circuitry. <br> 3. The Order-Wire circuitry should continue to sample and latch the contents of the output pin until the RxE1F2E2Val output pin is sampled "Low". |

RECEIVE TRANSPORT OVERHEAD INTERFACE

| PIN \# | SIGNAL NAME | I/O | SIGNAL <br> TYPE | CMESCRIPTION |
| :--- | :--- | :--- | :--- | :--- |
| AB5 | RxSDCC | O |  | CMOS |

RECEIVE TRANSPORT OVERHEAD INTERFACE

| Pin \# | Signal Name | I/O | Signal <br> TyPE | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} \text { B8 } \\ \text { B4 } \\ \text { AA3 } \\ \text { AE3 } \\ \text { C6 } \\ \text { A1 } \\ \text { AB3 } \\ \text { AE4 } \\ \text { C5 } \\ \text { B7 } \\ \text { AC3 } \\ \text { AF3 } \\ \text { A8 } \\ \text { A3 } \\ \text { Y3 } \\ \text { AD3 } \end{gathered}$ | RxPOH_0 <br> RxPOH_1 <br> RxPOH_2 <br> RxPOH_3 <br> RxPOH_4 <br> RxPOH_5 <br> RxPOH_6 <br> RxPOH_7 <br> RxPOH_8 <br> RxPOH_9 <br> RxPOH_10 <br> RxPOH_11 <br> RxPOH_12 <br> RxPOH_13 <br> RxPOH_14 <br> RxPOH_15 | O | CMOS | Receive SONET POH Processor Block - Path Overhead Output Port Output Pin: <br> These output pins, along with the RxPOHClk_n, RxPOHFrame_n and RxPOHValid_n function as the Receive SONET POH Processor block POH Output port. <br> These pins serially output the POH data that have been received by each of the Receive SONET POH Processor blocks (via the incoming STS-12 data-stream). Each bit, within the POH bytes is updated (via these output pins) upon the falling edge of RxPOHClk_n. As a consequence, external circuitry receiving this data, should sample this data upon the rising edge of RxPOHClk_n. |
| B9 <br> B5 <br> AA4 <br> AA8 <br> B6 <br> C4 <br> AB4 <br> AE5 <br> E7 <br> A5 <br> AC4 <br> AB8 <br> A9 <br> D6 <br> Y4 <br> AD4 | RxPOHClk_0 <br> RxPOHClk_1 <br> RxPOHClk_2 <br> RxPOHClk_3 <br> RxPOHClk_4 <br> RxPOHClk_5 <br> RxPOHClk_6 <br> RxPOHClk_7 <br> RxPOHClk_8 <br> RxPOHClk_9 <br> RxPOHCIk_10 <br> RxPOHClk_11 <br> RxPOHClk_12 <br> RxPOHClk_13 <br> RxPOHClk_14 <br> RxPOHClk 15 | O | CMOS | Receive SONET POH Processor Block - Path Overhead Output Port Clock Output Signal: <br> These output pins, along with RxPOH_n, RxPOHFrame_n and RxPOHValid_n function as the Receive SONET POH Processor block POH Output Port. <br> These output pins function as the Clock Output signals for the Receive SONET POH Processor block - POH Output Port. The RxPOH_n, RxPOHFrame_n and RxPOHValid_n output pins are updated upon the falling edge of this clock signal. As a consequence, the external circuitry should sample these signals upon the rising edge of this clock signal. |

## RECEIVE TRANSPORT OVERHEAD INTERFACE

| Pin \# | SigNAL NamE | I/O | Signal <br> Type | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} \text { B3 } \\ \text { C3 } \\ \text { AB1 } \\ \text { AF1 } \\ \text { D4 } \\ \text { F7 } \\ \text { AC1 } \\ \text { AC5 } \\ \text { F5 } \\ \text { C7 } \\ \text { AD1 } \\ \text { AD5 } \\ \text { F8 } \\ \text { E4 } \\ \text { AA1 } \\ \text { AE1 } \end{gathered}$ | RxPOHFrame_0 <br> RxPOHFrame_1 <br> RxPOHFrame_2 <br> RxPOHFrame_3 <br> RxPOHFrame_4 <br> RxPOHFrame_5 <br> RxPOHFrame_6 <br> RxPOHFrame_7 <br> RxPOHFrame_8 <br> RxPOHFrame_9 <br> RxPOHFrame_10 <br> RxPOHFrame_11 <br> RxPOHFrame_12 <br> RxPOHFrame_13 <br> RxPOHFrame_14 <br> RxPOHFrame_15 | O | CMOS | Receive SONET POH Processor Block - Path Overhead Output Port - <br> Frame Boundary Indicator: <br> These output pins, along with the RxPOH_n, RxPOHClk_n and RxPOHValid_n output pins function as the Receive SONET POH Processor Block - Path Overhead Output Port. <br> These output pins will pulse "High" coincident with the very first POH byte (J1), of a given STS-1 frame, is being output via the corresponding RxPOH_n output pin. |

RECEIVE TRANSPORT OVERHEAD INTERFACE

| Pin \# | Signal Name | I/O | Signal <br> TyPE | Description |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} \hline \text { E6 } \\ \text { D3 } \\ \text { AB2 } \\ \text { AF2 } \\ \text { D5 } \\ \text { A4 } \\ \text { AC2 } \\ \text { AC6 } \\ \text { A2 } \\ \text { C9 } \\ \text { AD2 } \\ \text { AC7 } \\ \text { C8 } \\ \text { E5 } \\ \text { AA2 } \\ \text { AE2 } \end{gathered}$ | RxPOHValid_0 <br> RxPOHValid_1 <br> RxPOHValid_2 <br> RxPOHValid_3 <br> RxPOHValid_4 <br> RxPOHValid_5 <br> RxPOHValid_6 <br> RxPOHValid_7 <br> RxPOHValid_8 <br> RxPOHValid_9 <br> RxPOHValid_10 <br> RxPOHValid_11 <br> RxPOHValid_12 <br> RxPOHValid_13 <br> RxPOHValid_14 <br> RxPOHValid_15 | O | cMOS | Receive SONET POH Processor Block - Path Overhead Output Port Valid POH Data Indicator: <br> These output pins, along with RxPOH_n, RxPOHCIk_n and RxPOHFrame_n function as the Receive SONET POH Processor block Path Overhead Output port. <br> These output pins will toggle "High" coincident with when valid POH data is being output via the RxPOH_n output pins. This output is updated upon the falling edge of RxPOHClk_n. Hence, external circuitry should sample these signals upon rising edge of RxPOHClk _n. |
| AA7 | LOF <br> 8kHz_OUT | O | CMOS | Receive STS-12 LOF (Loss of Frame) Indicator/8kHz Clock Output: <br> The function of this output pin depends upon whether or not the 8 kHz Clock Generation feature has been enabled. <br> 8kHZ Clock Generation Feature - not enabled (Normal Mode) - The STS-12 Loss of Frame Indicator Output: <br> This output pin indicates whether or not the Receive STS-12 TOH Processor block (within the device) is declaring the LOF condition. <br> "Low" - Indicates that the Receive STS-12 TOH Processor block is NOT currently declaring the LOF condition. <br> "High" - Indicates that the Receive STS-12 TOH Processor block is currently declaring the LOF condition. <br> 8kHz Clock Generation Feature - Enabled - 8kHz Clock Output: <br> If this feature is enabled, the XRT94L43 will be configured to derive and generate 8 kHz clock output signals, from a particular STS-1 signal that is being received via one of the 12 Receive STS-1 TOH/POH Processor blocks. |

GENERAL PURPOSE INPUT/OUTPUT

| PIN \# | Signal Name | I/O | Signal TYPE | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| A19 | $\begin{aligned} & \text { GPIO_0 } \\ & \text { ExtLOS_0 } \\ & \text { SSE_CLK } \end{aligned}$ | I/O | TTL/ CMOS | General Purpose Input/Output Pin or External LOS Input Pin/SlowSpeed Interface - Egress - Clock I/O: <br> The function of this input pin depends on whether or not Channel 0 of the DS3/E3 Framer Block is enabled or whether or not the Slow-Speed Interface is enabled. <br> GPIO_0 (DS3/E3 Framer Block - Channel 0 is disabled). <br> If the DS3/E3 Framer Block is disabled, then this pin will function as a General Purpose Input/Output pin. <br> This input pin can be configured to function as either an input or output pin by writing the appropriate value into Bit 0 (GPIO_DIR_0), within the Operation General Purpose Input/Output Direction Register - 0 (Indirect Address $=0 \times 00,0 \times 4 \mathrm{~B})$, (Direct Address $=0 \times 014 \mathrm{~B}$ ). <br> When configured as an input pin, the state of this pin can be monitored by reading the state of Bit 0 (GPIO_0) within the Operation General Purpose Input/Output Register - Byte 0 (Indirect Address = 0x00, 047), (Direct Address = 0x0147). <br> When configured as an output pin, the state of this pin can be controlled by writing the appropriate value into Bit 0 (GPIO_0) within the Operation General Purpose Input/Output Register - Byte 0 (Indirect Address = 0x00, 0x47), (Direct Address = 0x047). <br> ExtLOS_0 (DS3/E3 Framer Block - Channel 0 is enabled). <br> If the DS3/E3 Framer Block is enabled, then this pin will function as the External LOS Input pin for Channel 0 . This input pin is intended to be connected to a LOS output pin of a DS3/E3 LIU IC. <br> If this input pin is pulled "High", then the corresponding DS3/E3 Framer block will automatically declare an LOS condition. <br> SSE_CLK (Slow-Speed Interface - Egress Port is enabled): <br> If the Slow-Speed Interface - Egress (SSE) Port is enabled, then this pin will function as either the SSE_CLK output pin or the SSE_CLK input pin. <br> If the user configures the SSE port to operate in the "Insert" Mode, then the SSE port will be configured to replace any "user-selected" Egress DS3/E3 or STS-1 data-stream (within the XRT94L43 device) with the data that is applied to the SSE_POS and SSE_NEG input pins. More specifically, in the Insert Mode, this pin will function as the SSE_CLK input pin. In this case, the SSE port will sample and latch the contents of the SSE_POS and SSE_NEG input pins upon the falling edge of this input clock signal. <br> If the user configures the SSE port to operate in the "Extract" Mode, then the SSE port will output any "user-selected" Egress DS3/E3 or STS-1 signal (within the XRT94L43 device) via this output port. More specifically, in the "Extract Mode", this pin will function as the SSE_CLK output pin. In this case, the SSE port will output the data (via the SSE_POS and SSE_NEG output pins) upon the rising edge of this output clock signal. |

GENERAL PURPOSE INPUT/OUTPUT

| PIn \# | Signal Name | I/O | Signal <br> TYPE | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| D22 | $\begin{aligned} & \text { GPIO_1 } \\ & \text { ExtLOS_1 } \\ & \text { SSI_CLK } \end{aligned}$ | I/O | TTL/ CMOS | General Purpose Input/Output Pin or External LOS Input Pin/SlowSpeed Interface - Ingress - Clock I/O: <br> The function of this input pin depends on whether or not Channel 1 of the DS3/E3 Framer Block is enabled, or whether or not the Slow Speed Interface is enabled. <br> GPIO_1 (DS3/E3 Framer Block - Channel 1 is disabled). <br> If the DS3/E3 Framer Block is disabled, then this pin will function as a General Purpose Input/Output pin. <br> This input pin can be configured to function as either an input or output pin by writing the appropriate value into Bit 1 (GPIO_DIR_1), within the Operation General Purpose Input/Output Direction Register - 0 (Indirect Address $=0 \times 00,0 \times 4 B)$, (Direct Address $=0 \times 014 \mathrm{~B}$ ). <br> When configured as an input pin, the state of this pin can be monitored by reading the state of Bit 1 (GPIO_1) within the Operation General Purpose Input/Output Register - Byte 0 (Indirect Address = 0x00, 047). <br> When configured as an output pin, the state of this pin can be controlled by writing the appropriate value into Bit 1 (GPIO_1) within the Operation General Purpose Input/Output Register - Byte 0 (Indirect Address = 0x00, 0x47), (Direct Address = 0x0147). <br> ExtLOS_1 (DS3/E3 Framer Block - Channel 1 is enabled), SlowSpeed Interface is Disabled). <br> If the DS3/E3 Framer Block is enabled, then this pin will function as the External LOS Input pin for Channel 1. This input pin is intended to be connected to an LOS output pin of a DS3/E3 LIU IC. <br> If this input pin is pulled "High", then the corresponding DS3/E3 Framer block will automatically declare an LOS condition. <br> SSI_CLK (Slow-Speed Interface - Ingress Port is enabled): <br> If the Slow-Speed Interface -Ingress (SSI) Port is enabled, then this pin will function as either the SSI_CLK output pin or the SSI_CLK input pin. If the user configures the SSI port to operate in the "Insert" Mode, then the SSI port will be configured to replace any "user-selected" Ingress DS3/E3 or STS-1 data-stream (within the XRT94L43 device) with the data that is applied to the SSI_POS and SSI_NEG input pins. More specifically, in the "Insert" Mode, this pin will function as the "SSI_CLK" input pin. In this case, the SSI port will sample and latch the contents of the SSI_POS and SSI_NEG input pins upon the falling edge of this input clock signal. <br> If the user configures the SSI port to operate in the "Extract" Mode, then the SSI port will output any "user-selected" Ingress DS3/E3 or STS-1 signal (within the XRT94L43 device) via this output port. More specifically, in the "Extract Mode", this pin will function as the SSI_CLK output pin. In this case, the SSI port will output the data (via the SSI_POS and SSI_NEG output pins) upon the rising edge of this output clock signal. |

GENERAL PURPOSE INPUT/OUTPUT

| PIN \# | SIGNAL NAME | I/O | SIGNAL <br> TYPE | GPIO_2 <br> ExtLOS_2 <br> SSI_POS |
| :--- | :--- | :--- | :--- | :--- |

GENERAL PURPOSE INPUT/OUTPUT

| Pin \# | Signal Name | I/O | Signal <br> TYPE | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| AC22 | $\begin{aligned} & \text { GPIO_3 } \\ & \text { ExtLOS_3 } \\ & \text { SSE_NEG } \end{aligned}$ | I/O | TTL/ CMOS | General Purpose Input/Output Pin or External LOS Input Pin/SlowSpeed Interface - Egress - Negative Data I/O: <br> The function of this input pin depends on whether or not Channel 3 of the DS3/E3 Framer Block is enabled, or wheter or not the Slow Speed Interface is enabled. <br> GPIO_3 (DS3/E3 Framer Block - Channel 3 is disabled). <br> If the DS3/E3 Framer Block is disabled, then this pin will function as a General Purpose Input/Output pin. <br> This input pin can be configured to function as either an input or output pin by writing the appropriate value into Bit 3 (GPIO_DIR_3), within the Operation General Purpose Input/Output Direction Register - 0 (Indirect Address $=0 \times 00,0 \times 4 B)$, (Direct Address $=0 \times 014 \mathrm{~B})$. <br> When configured as an input pin, the state of this pin can be monitored by reading the state of Bit 3 (GPIO_3) within the Operation General Purpose Input/Output Register - Byte 0 (Indirect Address = 0x00, 047), (Direct Address = 0x0147). <br> When configured as an output pin, the state of this pin can be controlled by writing the appropriate value into Bit 3 (GPIO_3) within the Operation General Purpose Input/Output Register - Byte 0 (Indirect Address = 0x00, 0x47), (Direct Address = 0x0147). <br> ExtLOS_3 (DS3/E3 Framer Block - Channel 3 is enabled, SlowSpeed Interface is Disabled). <br> If the DS3/E3 Framer Block is enabled, then this pin will function as the External LOS Input pin for Channel 3. This input pin is intended to be connected to an LOS output pin of a DS3/E3 LIU IC. <br> If this input pin is pulled "High", then the corresponding DS3/E3 Framer block will automatically declare an LOS condition. <br> SSE_NEG (Slow-Speed Interface - Egress Port is enabled): <br> If the Slow-Speed Interface - Egress (SSE) Port is enabled, then this pin will function as either the SSE_NEG output pin or the SSE_NEG input pin. <br> If the user configures the SSE port to operate in the "Insert" Mode, then the SSE port will be configured to replace any "user-selected" Egress DS3/E3 or STS-1 data-stream (within the XRT94L43 device) with the data that is applied to the SSE_POS and SSE_NEG input pins. More specifically, in the "Insert" Mode, this pin will function as the SSE_NEG input pin. In this case, the SSE port will sample and latch the contents of this input pin (along with SSE_POS, in a Dual-Rail Manner) upon the falling edge of the SSE_CLK input clock signal. <br> If the user configures the SSE port to operate in the "Extract" Mode, then the SSE port will output any "user-selected" Egress DS3/E3 or STS-1 signal (within the XRT94L43 device) via this output port. More specifically, in the "Extract Mode" this pin will function as the SSE_NEG output pin. In this case, the SSE port will output data via this pin, along with the SSE_POS output pin (in a Dual-Rail Manner) upon the rising edge of the SSE_CLK output signal |

GENERAL PURPOSE INPUT/OUTPUT

| Pin \# | Signal Name | 1/0 | Signal <br> TyPE | Description |
| :---: | :---: | :---: | :---: | :---: |
| A23 | $\begin{aligned} & \text { GPIO_4 } \\ & \text { ExtLOS_4 } \end{aligned}$ | I/O | $\begin{aligned} & \text { TTL/ } \\ & \text { CMOS } \end{aligned}$ | General Purpose Input/Output Pin or External LOS Input Pin: <br> The function of this input pin depends on whether or not Channel 4 of the DS3/E3 Framer Block is enabled. <br> GPIO_4 (DS3/E3 Framer Block - Channel 4 is disabled). <br> If the DS3/E3 Framer Block is disabled, then this pin will function as a General Purpose Input/Output pin. This input pin can be configured to function as either an input or output pin by writing the appropriate value into Bit 4 (GPIO_DIR_4), within the Operation General Purpose Input/ Output Direction Register - 0 (Indirect Address $=0 \times 00$, 0x4B), (Direct Address $=0 \times 014 \mathrm{~B}$ ). <br> When configured as an input pin, the state of this pin can be monitored by reading the state of Bit 4 (GPIO_4) within the Operation General Purpose Input/Output Register - Byte 0 (Indirect Address = 0x00, 047), (Direct Address = 0x0147). <br> When configured as an output pin, the state of this pin can be controlled by writing the appropriate value into Bit 4 (GPIO_4) within the Operation General Purpose Input/Output Register - Byte 0 (Indirect Address = 0x00, 0x47), (Direct Address = 0x0147). <br> ExtLOS_4 (DS3/E3 Framer Block - Channel 4 is enabled). <br> If the DS3/E3 Framer Block is enabled, then this pin will function as the External LOS Input pin for Channel 4. This input pin is intended to be connected to an LOS output pin of a DS3/E3 LIU IC. <br> If this input pin is pulled "High", then the corresponding DS3/E3 Framer block will automatically declare an LOS condition. |
| F24 | GPIO_5 <br> ExtLOS_5 | I/O | TTL/ CMOS | General Purpose Input/Output Pin or External LOS Input Pin: <br> The function of this input pin depends on whether or not Channel 5 of the DS3/E3 Framer Block is enabled. <br> GPIO_5 (DS3/E3 Framer Block - Channel 5 is disabled). <br> If the DS3/E3 Framer Block is disabled, then this pin will function as a General Purpose Input/Output pin. This input pin can be configured to function as either an input or output pin by writing the appropriate value into Bit 5 (GPIO_DIR_5), within the Operation General Purpose Input/ Output Direction Register - 0 (Indirect Address = 0x00, 0x4B), (Direct Address = 0x014B). <br> When configured as an input pin, the state of this pin can be monitored by reading the state of Bit 5 (GPIO_5) within the Operation General Purpose Input/Output Register - Byte 0 (Indirect Address = 0x00, 047), (Direct Address $=0 \times 0147$ ). <br> When configured as an output pin, the state of this pin can be controlled by writing the appropriate value into Bit 5 (GPIO_5) within the Operation General Purpose Input/Output Register - Byte 0 (Indirect Address = 0x00, 0x47), (Direct Address = 0x0147). <br> ExtLOS_5 (DS3/E3 Framer Block - Channel 5 is enabled). <br> If the DS3/E3 Framer Block is enabled, then this pin will function as the External LOS Input pin for Channel 1. This input pin is intended to be connected to an LOS output pin of a DS3/E3 LIU IC. <br> If this input pin is pulled "High", then the corresponding DS3/E3 Framer block will automatically declare an LOS condition. |

GENERAL PURPOSE INPUT/OUTPUT

| PIN \# | SIGNAL NAME | I/O | SIGNAL <br> TYPE | GPIO_6 <br> ExtLOS_6 |
| :--- | :--- | :--- | :--- | :--- |

GENERAL PURPOSE INPUT/OUTPUT

| PIN \# | Signal Name | 1/0 | Signal <br> TyPE | Description |
| :---: | :---: | :---: | :---: | :---: |
| A25 | $\begin{aligned} & \text { GPIO_8 } \\ & \text { ExtLOS_8 } \end{aligned}$ | I/O | $\begin{aligned} & \text { TTL/ } \\ & \text { CMOS } \end{aligned}$ | General Purpose Input/Output Pin or External LOS Input Pin: <br> The function of this input pin depends on whether or not Channel 8 of the DS3/E3 Framer Block is enabled. <br> GPIO_8 (DS3/E3 Framer Block - Channel 8 is disabled). <br> If the DS3/E3 Framer Block is disabled, then this pin will function as a General Purpose Input/Output pin. This input pin can be configured to function as either an input or output pin by writing the appropriate value into Bit 0 (GPIO_DIR_8), within the Operation General Purpose Input/ Output Direction Register - 1 (Indirect Address $=0 \times 00,0 \times 4 \mathrm{~A}$ ), (Direct Address = 0x014A). <br> When configured as an input pin, the state of this pin can be monitored by reading the state of Bit 0 (GPIO_8) within the Operation General Purpose Input/Output Register - Byte 1 (Indirect Address = 0x00, 046), (Direct Address = 0x0146). <br> When configured as an output pin, the state of this pin can be controlled by writing the appropriate value into Bit 0 (GPIO_8) within the Operation General Purpose Input/Output Register - Byte 1 (Indirect Address = 0x00, 0x46), (Direct Address = 0x0146). <br> ExtLOS_8 (DS3/E3 Framer Block - Channel 8 is enabled). <br> If the DS3/E3 Framer Block is enabled, then this pin will function as the External LOS Input pin for Channel 8. This input pin is intended to be connected to an LOS output pin of a DS3/E3 LIU IC. <br> If this input pin is pulled "High", then the corresponding DS3/E3 Framer block will automatically declare an LOS condition. |
| H24 | $\begin{aligned} & \text { GPIO_9 } \\ & \text { ExtLOS_9 } \end{aligned}$ | I/O | TTL/ CMOS | General Purpose Input/Output Pin or External LOS Input Pin: <br> The function of this input pin depends on whether or not Channel 9 of the DS3/E3 Framer Block is enabled. <br> GPIO_9 (DS3/E3 Framer Block - Channel 8 is disabled). <br> If the DS3/E3 Framer Block is disabled, then this pin will function as a General Purpose Input/Output pin. This input pin can be configured to function as either an input or output pin by writing the appropriate value into Bit 1 (GPIO_DIR_9), within the Operation General Purpose Input/ Output Direction Register - 1 (Indirect Address = 0x00, 0x4A), (Direct Address = 0x014A). <br> When configured as an input pin, the state of this pin can be monitored by reading the state of Bit 1 (GPIO_9) within the Operation General Purpose Input/Output Register - Byte 1 (Indirect Address = 0x00, 046), (Direct Address = 0x014A). <br> When configured as an output pin, the state of this pin can be controlled by writing the appropriate value into Bit 1 (GPIO_9) within the Operation General Purpose Input/Output Register - Byte 1 (Indirect Address = 0x00, 0x46), (Direct Address = 0x0146). <br> ExtLOS_9 (DS3/E3 Framer Block - Channel 9 is enabled). <br> If the DS3/E3 Framer Block is enabled, then this pin will function as the External LOS Input pin for Channel 9. This input pin is intended to be connected to an LOS output pin of a DS3/E3 LIU IC. <br> If this input pin is pulled "High", then the corresponding DS3/E3 Framer block will automatically declare an LOS condition. |

GENERAL PURPOSE INPUT/OUTPUT

| PIN \# | Signal Name | 1/0 | Signal <br> TYPE | Description |
| :---: | :---: | :---: | :---: | :---: |
| AB23 | $\begin{aligned} & \text { GPIO_10 } \\ & \text { ExtLOS_10 } \end{aligned}$ | I/O | TTL/ CMOS | General Purpose Input/Output Pin or External LOS Input Pin: <br> The function of this input pin depends on whether or not Channel 10 of the DS3/E3 Framer Block is enabled. <br> GPIO_10 (DS3/E3 Framer Block - Channel 10 is disabled). <br> If the DS3/E3 Framer Block is disabled, then this pin will function as a General Purpose Input/Output pin. This input pin can be configured to function as either an input or output pin by writing the appropriate value into Bit 2 (GPIO_DIR_10), within the Operation General Purpose Input/ Output Direction Register - 1 (Indirect Address $=0 \times 00,0 \times 4 A$ ), (Direct Address = 0x014A). <br> When configured as an input pin, the state of this pin can be monitored by reading the state of Bit 2 (GPIO_10) within the Operation General Purpose Input/Output Register - Byte 1 (Indirect Address = 0x00, 046), (Direct Address = 0x0146). <br> When configured as an output pin, the state of this pin can be controlled by writing the appropriate value into Bit 2 (GPIO_10) within the Operation General Purpose Input/Output Register - Byte 1 (Indirect Address = 0x00, 0x46), (Direct Address = 0x0146). <br> ExtLOS_10 (DS3/E3 Framer Block - Channel 10 is enabled). <br> If the DS3/E3 Framer Block is enabled, then this pin will function as the External LOS Input pin for Channel 10. This input pin is intended to be connected to an LOS output pin of a DS3/E3 LIU IC. <br> If this input pin is pulled "High", then the corresponding DS3/E3 Framer block will automatically declare an LOS condition. |
| AD15 | $\begin{aligned} & \hline \text { GPIO_11 } \\ & \text { ExtLOS_11 } \end{aligned}$ | I/O | TTL/ CMOS | General Purpose Input/Output Pin or External LOS Input Pin: <br> The function of this input pin depends on whether or not Channel 11 of the DS3/E3 Framer Block is enabled. <br> GPIO_11 (DS3/E3 Framer Block - Channel 11 is disabled). <br> If the DS3/E3 Framer Block is disabled, then this pin will function as a General Purpose Input/Output pin. This input pin can be configured to function as either an input or output pin by writing the appropriate value into Bit 3 (GPIO_DIR_11), within the Operation General Purpose Input/ Output Direction Register - 1 (Indirect Address $=0 \times 00,0 \times 4 A$ ), (Direct Address = 0x014A). <br> When configured as an input pin, the state of this pin can be monitored by reading the state of Bit 3 (GPIO_11) within the Operation General Purpose Input/Output Register - Byte 1 (Indirect Address = 0x00, 046), (Direct Address $=0 \times 0146$ ). <br> When configured as an output pin, the state of this pin can be controlled by writing the appropriate value into Bit 3 (GPIO_11) within the Operation General Purpose Input/Output Register - Byte 1 (Indirect Address = 0x00, 0x46), (Direct Address $=0 \times 0146$ ). <br> ExtLOS_11 (DS3/E3 Framer Block - Channel 11 is enabled). <br> If the DS3/E3 Framer Block is enabled, then this pin will function as the External LOS Input pin for Channel 11. This input pin is intended to be connected to an LOS output pin of a DS3/E3 LIU IC. <br> If this input pin is pulled "High", then the corresponding DS3/E3 Framer block will automatically declare an LOS condition. |

## CLOCK INPUTS

| Pin \# | Signal Name | 1/0 | Signal <br> TYPE | Description |
| :---: | :---: | :---: | :---: | :---: |
| P23 | REFCLK34 | I | TTL | E3 Reference Clock Input for the Jitter Attenuator within the DS3/E3 Mapper Block: <br> Apply a signal with a frequency of $34.368 \pm 20$ ppm to this input pin. <br> This input pin functions as the timing reference for the DS3/E3/STS-1 Jitter Attenuator (within the DS3/E3 Mapper block) for E3 applications. |
| P24 | REFCLK51 | 1 | TTL | STS-1 Reference Clock Input for the Jitter Attenuator within the DS3/ E3 Mapper Block: <br> The user is expected to apply a signal with a frequency of $51.84 \mathrm{MHz} \pm 20 \mathrm{ppm}$ to this input pin. This input pin functions as the timing reference for the DS3/E3/STS-1 Jitter Attenuator (within the DS3/E3 Mapper block) for STS-1 applications. |
| P25 | REFCLK45 | I | TTL | DS3 Reference Clock Input for the Jitter Attenuator within the DS3/E3 Mapper Block: <br> Apply a signal with a frequency of $44.736 \pm 20$ ppm to this input pin. <br> This input pin functions as the timing reference for the DS3/E3/STS-1 Jitter Attenuator (within the DS3/E3 Mapper block) for DS3 applications. |

## BOUNDARY SCAN

| Pin \# | Signal Name | I/O | SignAL <br> TYPE | DESCRIPTion |
| :---: | :--- | :---: | :---: | :---: |
| B2 | TDO | O |  |  |
| C2 | TDI | I |  |  |
| B1 | TRST | I |  |  |
| G5 | TCK | I |  |  |
| H6 | TMS | I |  |  |

MISCELLANEOUS PINS

| Pin \# | Signal Name | I/O | Signal <br> TYPE | Description |
| :---: | :--- | :---: | :---: | :--- |
| L21 | Test Mode | I |  | Test Mode Input Pin: <br> Tie this input pin "Low" for normal operation. |

POWER SUPPLY PINS

| Pin \# | Signal Name | 1/O | Signal <br> TYPE | Description |
| :---: | :---: | :---: | :---: | :---: |
| $V D D=3.3 V$ |  |  |  |  |
| $\begin{aligned} & \text { N6 } \\ & \text { N5 } \\ & \text { P3 } \\ & \text { R3 } \end{aligned}$ | Analog VDD Pins (Transmitter) | - |  | Transmitter Analog Power Supply Voltage = 3.3V Nominal |
| P4 | Analog VDD Pins (PLL) |  |  | PLL Analog Power Supply Voltage = 3.3V Nominal |
| L1 | Analog VDD Pins (Receiver) |  |  | Receiver Analog Power Supply Voltage = 3.3V Nominal |
| $\begin{gathered} \text { U6 } \\ \text { R15 } \\ \text { R16 } \\ \text { P15 } \\ \text { P16 } \\ \text { N15 } \\ \text { N16 } \\ \text { M15 } \\ \text { M16 } \\ \text { L15 } \\ \text { L16 } \\ \text { AA10 } \\ \text { AA11 } \\ \text { AA9 } \\ \text { F10 } \\ \text { F11 } \\ \text { F9 } \end{gathered}$ | Digital VDD |  |  | Digital Power Supply Voltage $=3.3 \mathrm{~V}$ Nominal |
| VDD (2.5V) |  |  |  |  |
| $\begin{gathered} \mathrm{P} 6 \\ \text { M4 } \\ \text { N21 } \\ \text { N26 } \\ \text { P22 } \end{gathered}$ | Analog VDD Pins (PLL) |  |  | PLL Analog Power Supply Voltage = 2.5 V Nominal |
| R6 | Analog VDD Pins (Transmitter) |  |  | Transmitter Analog Power Supply Voltage = 2.5 V Nominal |

POWER SUPPLY PINS

| PIn \# | Signal NAME | I/O | SigNAL <br> TYPE | DESCRIPTION |
| :---: | :--- | :--- | :--- | :--- |
| L6 | Analog VDD Pins <br> (Receiver) |  |  | Receiver Analog Power Supply Voltage = 2.5 V Nominal |
| U21 | Digital VDD |  |  | Digital Power Supply Voltage = 2.5 V Nominal |
| R11 |  |  |  |  |
| R12 |  |  |  |  |
| P11 |  |  |  |  |
| P12 |  |  |  |  |
| N11 |  |  |  |  |
| N12 |  |  |  |  |
| M11 |  |  |  |  |
| M12 |  |  |  |  |
| L11 |  |  |  |  |
| L12 |  |  |  |  |
| K6 |  |  |  |  |
| F16 |  |  |  |  |
| F17 |  |  |  |  |
| F18 |  |  |  |  |
| AA16 |  |  |  |  |
| AA17 |  |  |  |  |
| AA18 |  |  |  |  |

## GROUND



GROUND

| Pin \# | Signal Name | I/O | Signal <br> TYPE | DESCRIPTION |
| :---: | :--- | :---: | :---: | :--- |
| M26 | NC |  |  |  |
| T5 | NC |  |  |  |

## DC ELECTRICAL CHARACTERISTICS

DC CHARACTERISTICS FOR TTL INPUT/CMOS OUTPUT

| Applies to all TTL-Level Input and CMOS Level Output pins - Ambient Temperature $=25^{\circ} \mathrm{C}$ |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | Parameter | MıN | Max | UnIts | Condition |  |
| VDDQ | I/O Supply Voltage | 3.135 | 3.465 | V |  |  |
| VIH | High-Level Input Voltage | 2.0 | VDD+0.3 | V | VOUT $\geq$ V | min) |
| VIL | Low-Level Input Voltage | -0.3 | 0.3*VDD | V | VOUT $\leq$ VO | (max) |
| VOH | High-Level Output Voltage | 1.9 |  | V | $\begin{aligned} & \mathrm{VDD}=\mathrm{MIN} \\ & \mathrm{VIN}=\mathrm{VIH} \end{aligned}$ | $\mathrm{IOH}=-2 \mathrm{~mA}$ |
| VOL | Low-Level Output Voltage |  | 0.6 | V | $\begin{aligned} \mathrm{VDD} & =\mathrm{MIN} \\ \mathrm{VIN} & =\mathrm{VIL} \end{aligned}$ | $\mathrm{IOL}=2 \mathrm{~mA}$ |
| II | Input Current |  | $\pm 15$ | $\mu \mathrm{A}$ | $\begin{gathered} \text { VDD }=\text { MAX } \\ \text { VIN }=\text { VDD or GND } \end{gathered}$ |  |

DC CHARACTERISTICS FOR LVPECL I/O

| Applies to all LVPECL Input and Output pins |  |  |  |  |  |  |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: |
| SYmboL | PARAMETER | MIN | MAX | UnITs | Condition |  |
| VIH | High-Level Input Voltage |  | VDD+0.4 | V |  |  |
| VIL | Low-Level Input Voltage | -0.4 |  | V |  |  |
| VICM | Input Common Mode Voltage | 1.0 | VDD | V |  |  |
| VINDIFF | Differential Input Voltage | 0.2 |  | V |  |  |
| VOH | High-Level Output Voltage | VDD-1.08 | VDD-0.88 | V |  |  |
| VOL | Low-Level Output Voltage | VDD-1.88 | VDD-1.62 | V |  |  |
| VOUTDIFF | Differential Output Voltage | 1.18 | 2.12 | V |  |  |

## AC ELECTRICAL CHARACTERISTICS

### 1.0 MICROPROCESSOR INTERFACE TIMING FOR REVISION D SILICON

### 1.1 MICROPROCESSOR INTERFACE TIMING - ASYNCHRONOUS INTEL MODE

Figure 5. Asynchronous Mode 1 - Intel Type Programmed i/O Timing (Write Cycle)


Nоте: The values for $t_{0}$ through $t_{7}$, within this figure can be found in Table 1.
Figure 6. Asynchronous Mode 1 - Intel Type Programmed i/O Timing (Read Cycle)


Note: The values for $t_{0}$ through $t_{7}$, within this figure can be found in Table 1.

Table 1: Timing Information for the Microprocessor Interface, when configured to operate in the Intel Asynchronous Mode

| Tıming | DESCRIPTIon | Min. | TYp. | MAX. |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{t}_{0}$ | Address setup time to pALE low | 6 | - | - |
| $\mathrm{t}_{1}$ | Address hold time to pALE low | 6 | - | - |
| $\mathrm{t}_{2}$ | pRD_L, pWR_L pulse width | 320 | - | - |
| $\mathrm{t}_{3}$ | Data setup time to pWR_L low | 0 | - | - |
| $\mathrm{t}_{4}$ | Data hold time to pWR_L high | 0 | - | - |
| $\mathrm{t}_{5}$ | pALE low to pRD_L, pWR_L low | 5 | - | - |
| $\mathrm{t}_{6}$ | Data invalid from pRD_L high | 7 | - | - |
| $\mathrm{t}_{7}$ | Data valid from pRDY_L low | - | - | 0 |

Note: Test Conditions: $T A=25^{\circ} \mathrm{C}, \mathrm{VCC}=3.3 \mathrm{~V} \pm 5 \%$ and $2.5 \mathrm{~V} \pm 5 \%$, unless otherwise specified.

### 1.2 MICROPROCESSOR INTERFACE TIMING - ASYNCHRONOUS MOTOROLA (68K) MODE

Figure 7. Asynchronous Mode 2 - Motorola 68K Programmed I/O Timing (Write Cycle)


[^0]Figure 8. Asynchronous Mode 2 - Motorola 68K Programmed I/O Timing (Read Cycle)


Nоте: The values for $t_{0}$ through $t_{7}$ can be found in Table 2.
Table 2: Timing Information for the Microprocessor Interface when configured to operate in the Motorola (68K) Asynchronous Mode

| Timing | Description | Min. | TYP. | MAX |
| :---: | :--- | :---: | :---: | :---: |
| $t_{0}$ | Address setup time to pALE low | 6 | - | - |
| $t_{1}$ | Address hold time to pALE high | 6 | - | - |
| $t_{2}$ | Data setup time to pDS_L low | 0 | - | - |
| $t_{3}$ | Data hold time to pDS_L low | 160 | - | - |
| $t_{4}$ | pDS_L high to pRDY_L high (Write Cycle) | - | - | 16 |
| $t_{5}$ | pRDY_L low to Data valid | - | - | 15 |
| $t_{6}$ | pDS_L high to pRDY_L high (Read Cycle) | - | - | 16 |
| $t_{7}$ | pRDY_L high to Data invalid | 3 | - | - |

Note: Test Conditions: $T A=25^{\circ} \mathrm{C}, V C C=3.3 \mathrm{~V} \pm 5 \%$ and $2.5 \mathrm{~V} \pm 5 \%$, unless otherwise specified.
1.3 MICROPROCESSOR INTERFACE TIMING - POWER PC 403 SYNCHRONOUS MODE

Figure 9. Synchronous Mode 3 - IBM PowerPC 403 Interface Timing (Write Cycle)


Nоте: The value for $t_{0}$ through $t_{12}$ can be found in Table 3.

Figure 10. Synchronous Mode 3 - IBM PowerPC 403 Interface Timing (Read Cycle)


Nоте: The value for $t_{0}$ through $t_{12}$ can be found in Table 3.
Table 3: Timing Information for the Microprocessor Interface, when configured to operate in the IBM Power PC403 Mode

| Timing | Description | Min. | TYP. | Max. |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{0}$ | pCS_L low to Clock high | 10 | - | - |
| $\mathrm{t}_{1}$ | pRW_L low to Clock high | 9 | - | - |
| $\mathrm{t}_{2}$ | Address setup time | 9 | - | - |
| $\mathrm{t}_{3}$ | Address hold time | 5 | - | - |
| $\mathrm{t}_{4}$ | Data setup time (WRITE cycle) | 9 | - | - |
| $\mathrm{t}_{5}$ | Data hold time (WRITE cycle) | 0 | - | - |
| $\mathrm{t}_{6}$ | pWE_L low to Clock high | 6 | - | - |
| $\mathrm{t}_{7}$ | Clock high to pWE_L high | 6 | - | - |
| $\mathrm{t}_{8}$ | Clock high to pRDY high | - | - | 10 |
| $\mathrm{t}_{9}$ | Clock high to pRDY low | - | - | 10 |
| $\mathrm{t}_{10}$ | Clock high to Data valid (READ cycle) | - | - | 11 |
| $\mathrm{t}_{11}$ | Clock high to pOE_L low | 11 | - | - |
| $\mathrm{t}_{12}$ | Clock high to pOE_L high | 11 | - | - |

Note: Test Conditions: $T A=25^{\circ} \mathrm{C}, \mathrm{VCC}=3.3 \mathrm{~V} \pm 5 \%$ and $2.5 \mathrm{~V} \pm 5 \%$, unless otherwise specified.
1.4 MICROPROCESSOR INTERFACE TIMING - IDT3051/52 MODE

Figure 11. Synchronous Mode 4 - IDt3051/52 Interface Timing (Write Cycle)


Note: The values for $t_{0}$ through $t_{11}$ can be found in Table 4.

Figure 12. Synchronous Mode 4 - IDT3051/52 Interface Timing (Read Cycle)


Note: The values for $t_{0}$ through $t_{11}$ can be found in Table 4.
Table 4: Timing Information for the Microprocessor Interface, when configured to operate in the IDT3051/52 Mode

| Timing | Description | Min. | TYP. | MAX. |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{t}_{0}$ | pCS_L low to Clock high | 6 | - | - |
| $\mathrm{t}_{1}$ | pALE high to Clock high | 1 | - | - |
| $\mathrm{t}_{2}$ | Clock high to pALE low | 6 | - | - |
| $\mathrm{t}_{3}$ | Data setup time (WRITE cycle) | - | - | $\mathrm{N} / \mathrm{N}$ |
| $\mathrm{t}_{4}$ | Data hold time (WRITE cycle) | - | - | $\mathrm{N} / \mathrm{N}$ |
| $\mathrm{t}_{5}$ | Clock high to pRDY_L low | - | - | 11 |
| $\mathrm{t}_{6}$ | Clock high to pWR_L high | - | - | - |
| $\mathrm{t}_{7}$ | Clock high to Data valid (READ cycle) | - | - | $\mathrm{N} / \mathrm{N}$ |
| $\mathrm{t}_{8}$ | Clock high to pRDY_L high | 0 | - | - |
| $\mathrm{t}_{9}$ | pRDY_L high to Data invalid | 11 | - | - |
| $\mathrm{t}_{10}$ | Clock high to pRD_L high | 10 | - | - |
| $\mathrm{t}_{11}$ | Clock high to pDBEN_L high | - | - | - |

Note: Test Conditions: $T A=25^{\circ} \mathrm{C}, V C C=3.3 V \pm 5 \%$ and $2.5 \mathrm{~V} \pm 5 \%$, unless otherwise specified.

### 2.0 STS-12ISTM-4 TELECOM BUS INTERFACE TIMING INFORMATION

### 2.1 STS-12/STM-4 Telecom Bus Interface Timing Information

This section presents the timing requirements for the STS-12/STM-4 Telecom Bus Interface. In particular this section indicates the following.
a. Identifies which edge of TxA_CLK in which the TxA_D[7:0], TxA_PL, TxA_C1J1, TxA_ALARM and TxA_DP output pins are updated on.
b. The clock to output delays (from the rising edge of TXA_CLK to the instant that the TxA_D[7:0], TxA_PL, TXA_C1J1, TxA_ALARM and TXA_DP output pins are updated.
c. The set-up and hold-time requirements of TxSBFP with respect to the REFCLK input.
d. Identifies which edge of RxD_CLK that the RxD_D[7:0], RxD_PL, RxD_C1J1, RxD_ALARM and RxD_DP input pins are sampled on.
e. The set-up time requirements (from an update in the RxD_D[7:0], RxD_PL, RxD_C1J1, RxD_ALARM and RxD_DP input signals to the rising edge of RxD_CLK).
f. The hold-time requirements (from the rising edge of $\operatorname{RxD} \_C L K$ to a change in the RxD_D[7:0], RxD_PL, RxD_C1J1, RxD_ALARM and RxD_DP input signals)

### 2.2 The Transmit STS-12/STM-4 Telecom Bus Interface Timing

In the Transmit STS-12/STM-4 Telecom Bus Interface, all of the signals (which are output via this Bus Interface) are updated upon the rising edge of TxA_CLK ( 77.76 MHz clock signal).
Figure 13 and Figure 14 presents an illustration of the waveforms of the signals that will be output via the Transmit STS-12/STM-4 Telecom Bus Interface, as well as the timing parameter (t1).

Figure 13. Waveforms of the Signals that are output via the Transmit STS-12ISTM-4 Telecom Bus Interface


Nоте: The value for $t_{1}$ can be found in Table 5.

The TxSBFP input signal is sampled upon the rising edge of TXA_CLK by the Transmit STS-12/STM-4 Telecom Bus Interface circuitry, as illustrated below in Figure 14.

Figure 14. Timing relationships between the TxSBFP input pin and the TxA_CLK output pin within the Transmit STS-12/STM-4 Telecom Bus Interface


NOTE: The value for $t_{4}, t_{5}, t_{5 A}$ and $t_{5 B}$ can be found in Table 5.
Table 5 presents information on the Timing parameters for the Transmit STS-12/STM-4 Telecom Bus Interface.
Table 5: Timing Information for the Transmit STS-12/STM-4 Telecom Bus Interface

| SymboL | DESCRIPTIon | Min. | Typ. | Max. |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{t}_{1}$ | Rising edge of TXA_CLK to updates in TxA_D[7:0], TxA_PL, <br> TxA_C1J1 and TxA_DP | 3.7 ns |  | 9.5 ns |
| $\mathrm{t}_{4}$ | TxSBFP Set-up time to rising edge of TxA_CLK | 8.5 ns |  |  |
| $\mathrm{t}_{5}$ | TxA_CLK rising edge to TxSBFP Hold time | 0 ns |  |  |
| $\mathrm{t}_{5 \mathrm{~A}}$ | TxSBFP Set-up time to rising edge of REFCLK | 5 ns |  |  |
| $\mathrm{t}_{5 \mathrm{~B}}$ | Rising edge of REFCLK to TxSBFP Hold Time | Ons |  |  |

### 2.3 The Receive STS-12/STM-4 Telecom Bus Interface Timing

In the Receive STS-12/STM-4 Telecom Bus Interface, all of the signals (which are input via this Bus Interface) are sampled upon the rising edge of RxD_CLK ( 77.76 MHz clock signal).
Figure 15 presents an illustration of the waveforms and the timing parameters ( t 2 and t 3 ) of the signals that will be received by the Receive STS-12/STM-4 Telecom Bus Interface.

Figure 15. Waveforms of the Signals that are Input via the Receive STS-12ISTM-4 Telecom Bus InterFACE


Note: The value for $t_{2}$ and $t_{3}$ can be found in Table 6.
Table 6 presents information on the Timing parameters for the Receive STS-12/STM-4 Telecom Bus Interface.
Table 6: Timing Information for the Receive STS-12ISTM-4 Telecom Bus Interface

| Symbol | Description | Min. | Typ. |
| :---: | :--- | :---: | :---: |
| $\mathrm{t}_{2}$ | RxD_D[7:0], RxD_PL, RxD_C1J1, RxD_ALARM and RxD_DP to <br> rising edge of RxD_CLK set-up time requirements | 3 ns |  |
| $\mathrm{t}_{3}$ | Rising edge of RxD_CLK to RxD_D[7:0], RxD_PL, RxD_C1J1, <br> RxD_ALARM and RxD_DP hold time requirements | 0 ns |  |

### 3.0 STS-12/STM-4 PECL INTERFACE TIMING INFORMATION

## $3.1 \quad$ The Receive STS-12/STM-4 PECL Interface Timing

The Receive STS-12/STM-4 PECL Interface block samples the incoming STS-12/STM-4 signal (which is present on the RxL_Data_p/RxL_Data_n input pins) upon the rising edge of the RxL_CLKL_p/RxL_CLKL_n input clock signal.

Figure 16. Waveforms of the Signals that are Input via the Receive STS-12ISTM-4 PECL Interface


Note: Table 7 presents information on the Timing parameters for the Receive STS-12/STM-4 PECL Interface
Table 7: Timing Information for the Receive STS-12ISTM-4 PECL Interface

| SymboL | Description | Min. | TYP. |
| :---: | :--- | :---: | :---: |
| $\mathrm{t}_{6}$ | RxL_DATA to rising edge of RxL_CLKL set-up time require- <br> ments | 200 ps |  |
| $\mathrm{t}_{7}$ | Rising edge of RxL_CLKL to RxL_DATA hold time require- <br> ments | 200 ps |  |

Note: These timing requirements apply to both the Primary and the Redundant Receive STS-12/STM-4 PECL Interface blocks.

### 3.2 The Transmit STS-12/STM-4 PECL Interface Block

The outbound STS-12/STM-4 data (from the Transmit STS-12/STM-4 PECL Interface block) is updated upon the rising edge of TxLCLKO_p/TxLCLKO_n via the TxLData_p/TxLData_n output pins.

Figure 17. Waveforms of the Transmit StS-12IStM-4 PECL Interface Signals


Table 8 presents information on the Timing Parameter for the Transmit STS-12/STM-4 PECL Interface

Table 8: Timing Information for the Transmit STS-12/STM-4 PECL Interface

| SymboL | DESCRIPTION | Min. | TYp. | Max. |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{t}_{8}$ | Rising edge of TxLCLKO to TxLDATA out delay | 600 ps | 800 ps | 1 ns |

Note: These timing requirements apply to both the Primary and the Redundant Transmit STS-12/STM-4 PECL Interface block.

### 4.0 DS3/E3/STS-1 LIU INTERFACE TIMING INFORMATION

### 4.1 Ingress DS3/E3/STS-1 Interface Timing

The user should be aware of the following things about the Ingress DS3/E3/STS-1 Interface Timing.
a. If a given channel is configured to operate in the DS3/E3 Mode, then the DS3/E3 Framer block can be configured to sample the DS3/E3/STS_1_DATA_IN and the DS3/E3/STS_1_NEG_IN input pins upon either the rising or falling edge of DS3/E3/STS_1_CLOCK.
b. If a given channel is configured to operate in the STS-1/STM-0 Mode, then the Receive STS-1 TOH Processor block will be operating in the Single-Rail Mode (e.g., the Receive STS-1 TOH Processor block will ONLY sample the DS3/E3/STS_1_DATA_IN input signal. It will not sample the DS3/E3/STS_1_NEG_IN input signal.
c. Further, if a given channel is configured to operate in the STS-1/STM-0 Mode, then the Receive STS-1 TOH Processor block can ONLY be configured to sample the DS3/E3/STS_1_DATA_IN input signal, upon the rising edge of DS3/E3/STS_1_CLOCK_IN. The Receive STS-1 TOH Processor block CANNOT be configured to sample the DS3/E3/STS_1_DATA_IN input signal upon the falling edge of DS3/ E3/STS_1_CLOCK_IN.

Experience Our Connectivity

The Timing Diagram for the Ingress DS3/E3/STS-1 Interface is presented below in Figure 18.
Figure 18. Waveforms of the DS3/E3/STS-1 signals that are input to the DS3/E3/STS-1 LIU interface in the ingress direction


Nоте: The values for $t_{9}$ and $t_{10}$ are presented in Table 9, Table 10 and Table 11.

### 4.2 Ingress Timing for DS3/E3 Applications

Table 9 presents information on the Timing parameters for the DS3/E3/STS-1 LIU Interface Signals (in the Ingress Direction) for DS3/E3 Applications, and when the DS3/E3 Framer block has been configured to sample the DS3/E3/STS_1_DATA_IN and DS3/E3/STS_1_NEG_IN signals upon the rising edge of DS3/E3/ STS_1_CLOCK_IN.
Table 9: Timing information for the ingress DS3/e3/STS-1 LiU interface for DS3/E3 applications when the DS3/E3 framer block has been configured to sample the DS3/E3/STS_1_DATA_IN and DS3/E3/

STS_1_NEG_IN INPUT PINS UPON THE RISING EDGE OF DS3/E3/STS_1_CLOCK_IN

| SymboL | DESCRIPTION | Min. | TYp. |
| :---: | :--- | :---: | :---: |
| $\mathrm{t}_{9}$ | DS3/E3/STS_1_DATA_IN and DS3/E3/STS_1_NEG_IN to <br> rising edge of DS3/E3/STS_1_CLOCK_IN_1_-up time <br> requirements | 7ns | Max. |
| $\mathrm{t}_{10}$ | Rising edge of DS3/E3/STS_1_CLOCK_IN to DS3/E3/ <br> STS_1_DATA_IN and DS3/E3/STS_1_NEG_IN Hold time <br> requirements | Ons |  |

Table 10 presents information on the Timing parameters for the DS3/E3/STS-1 LIU Interface Signals (in the Ingress Direction) for DS3/E3 Applications, and when the DS3/E3 Framer block has been configured to sample the DS3/E3/STS_1_DATA_IN and DS3/E3/STS_1_NEG_IN signals upon the falling edge of DS3/E3/ STS_1_CLOCK_IN.

Table 10: Timing Information for the Ingress DS3/E3/STS-1 LIU Interface for DS3/E3 Applications and when the DS3/E3 Framer Block has been configured to sample the DS3/E3/STS_1_DATA_IN and DS3/E3ISTS_1_NEG_IN INPUT PINS UPON THE FALLING EDGE OF DS3/E3ISTS_1_CLOCK_IN

| Symbot | DeSCRIPTION | Min. | Typ. | Max. |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{t}_{9}$ | DS3/E3/STS_1_DATA_IN and DS3/E3/STS_1_NEG_IN to <br> falling edge of DS3/E3/STS_1_CLOCK_IN_-_-up time <br> requirements | 7ns |  |  |
| $\mathrm{t}_{10}$ | Falling edge of DS3/E3/STS_1_CLOCK_IN to DS3/E3/ <br> STS_1_DATA_IN and DS3/E3/STS_1_NEG_IN Hold time <br> requirements | Ons |  |  |

4.3 Ingress Timing for STS-1/STM-0 Applications

Table 11 presents information on the Timing parameters for the DS3/E3/STS-1 LIU Interface Signals (in the Ingress Direction) for STS-1/STM-0 Applications.

## Table 11: Timing Information for the Ingress DS3/E3/STS-1 LIU Interface for STS-1/STM-0 Applications

| SymboL | DesCription | Min. | TYP. |
| :---: | :--- | :---: | :---: |
| $\mathrm{t}_{9}$ | DS3/E3/STS_1_DATA_IN to rising edge of DS3/E3/ <br> STS_1_CLOCK_IN set-up time requirements | 4ns |  |
| $\mathrm{t}_{10}$ | Rising edge of DS3/E3/STS_1_CLK_IN to DS3/E3/ <br> STS_1_DATA_IN and DS3/E3/STS_1_CLOCK_IN <br> Hold time requirements | Ons |  |

### 4.4 The Egress DS3/E3/STS-1 Interface Timing

The user should be aware of the followings things about the Egress DS3/E3/STS-1 Interface timing.
a. If a given channel is configured to operate in the DS3/E3 Mode, then the DS3/E3 Framer block can be configured to output the outbound DS3/E3 data (via the DS3/E3/STS_1_DATA_OUT and DS3/E3/ STS_1_NEG_OUT output pins) upon either the rising or falling edge of DS3/E3/STS_1_CLOCK_OUT.
b. If a given channel is configured to operate in the STS-1/STM-0 Mode, then the Transmit STS-1 TOH Processor block will be operating in the Single-Rail Mode (e.g., the Transmit STS-1 TOH Processor block will output all outbound STS-1/STM-0 data via the DS3/E3/STS_1_DATA_OUT output pin. No data will be output via the DS3/E3/STS_1_NEG_OUT output pin).
c. Further, if a given channel is configured to operate in the STS-1/STM-0 Mode, then the Transmit STS-1 TOH Processor block can ONLY be configured to output the outbound STS-1/STM-0 data (via the DS3/ E3/STS_1_DATA_OUT pin) upon the rising edge of DS3/E3/STS_1_CLOCK_OUT.

Experience Our Connectivity

The Timing Diagram for the Egress DS3/E3/STS-1 Interface is presented below in Figure 19.
Figure 19. Waveforms of the DS3/E3/STS-1 signals that are output from the DS3/E3/STS-1 LIU Interface (in the Receive/Egress Direction)


Note: The value for $t_{11}$ is presented in Table 12, Table 13 and Table 14.

### 4.5 Egress Timing for DS3/E3 Applications

Table 12 presents information on the Timing Parameters for the DS3/E3/STS-1 LIU Interface Signals (in the Egress Direction) for DS3/E3 Applications and when the DS3/E3 Framer block has been configured to output the outbound DS3/E3 data (via the DS3/E3/STS_1_DATA_OUT and DS3/E3/STS_1_NEG_OUT signal upon the rising edge of DS3/E3/STS_1_CLOCK_OUT.
Table 12: Timing Information for the Egress DS3/E3/STS-1 LIU Interface for DS3/E3 Applications and when the dS3/E3 Framer Block has been configured to output the outbound DS3/E3 data (via the DS3/E3/STS_1_DATA_OUT AND DS3/E3/STS_1_NEG_OUT OUTPUT PINS) UPON THE RISING EDGE OF DS3/E3/ STS_1_CLOCK_OUT

| SymboL | DESCRIPTIon | Min. | Typ. | Max. |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{t}_{11}$ | Rising edge of DS3/E3/STS_1_CLK_OUT to DS3/E3/ <br> STS_1_DATA_OUT \& DS3/E3/STS_1_NEG_OUT output <br> delay | Ons |  | 4ns |

Table 13 presents information on the Timing Parameters for the DS3/E3/STS-1 LIU Interface Signal (in the Egress Direction) for DS3/E3 Applications and when the DS3/E3 Framer block has been configured to output the outbound DS3/E3 data (via the DS3/E3/STS_1_DATA_OUT and DS3/E3/STS_1_NEG_OUT signals upon the falling edge of DS3/E3/STS_1_CLOCK_OUT.
Table 13: Timing Information for the Egress DS3/E3/STS-1 LIU Interface for DS3/E3 Applications and when the DS3/E3 Framer Block has been configured to output the outbound DS3/E3 data (via the DS3/E3/STS_1_DATA_OUT AND DS3/E3/STS_1_NEG_OUT OUTPUT PINS) UPON THE FALLING EDGE OF DS3/ E3/STS_1_CLOCK_OUT

| Symbol | DesCription | Min. | Typ. | Max. |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{t}_{11}$ | Rising edge of DS3/E3/STS_1_CLK_OUT to DS3/ <br> E3/STS_1_DATA_OUT \& DS3/E3/ <br> STS_1_NEG_OUT output delay | Ons |  | 4ns |

### 4.6 Egress Timing for STS-1/STM-0 Applications

Table 14 presents information on the Timing parameters for the DS3/E3/STS-1 LIU Interface Signals (in the Egress Direction) for STS-1/STM-0 Applications.

Table 14: Timing Information for the Egress DS3/E3/STS-1 LIU Interface for STS-1/STM-0 Applications

| Symbol | DESCRIPTION | Min. | Typ. | Max. |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{t}_{11}$ | Rising edge of DS3/E3/STS_1_CLK_OUT to DS3/ <br> E3/STS_1_DATA_OUT output delay | Ons |  | 3ns |

### 5.0 STS-3/STM-1 TELECOM BUS INTERFACE TIMING INFORMATION

### 5.1 STS-3/STM-1 Telecom Bus Interface Timing Information

This section presents the timing requirements for the STS-3/STM-1 Telecom Bus Interface. In particular this section indicates the following.
a. Identifies which edge of RxD_CLK in which the RxD_D[7:0], RxD_PL, RxD_C1J1, RxD_ALARM and RxD_DP output pins are updated on.
b. The clock to output delays (from the rising edge of RxD_CLK to the instant that the RxD_D[7:0], RxD_PL, RxD_C1J1, RxD_ALARM and RxD_DP output pins are updated.
c. Identifies which edge of TxA_CLK that the TxA_D[7:0], TxA_PL, TxA_C1J1 and TxA_DP input pins are sampled on.
d. The set-up time requirements (from an update in the TxA_D[7:0], TxA_PL, TxA_C1J1, TxA_ALARM and TxA_DP input signals to the rising edge of TxA_CLK).
e. The hold-time requirements (from the rising edge of TXA_CLK to a change in the TXA_D[7:0], TXA_PL, TxA_C1J1, TxA_ALARM and TxA_DP input signals)
In contrast to the names that are given to the Transmit and Receive STS-3/STM-1 Telecom Bus Interface, the Transmit STS-3/STM-1 Telecom Bus interface will have the responsibility of receiving (in lieu of transmitting) STS-3/STM-1 data from some remote entity over a Telecom Bus Interface that is clocked at 19.44 MHz . Likewise, the Receive STS-3/STM-1 Telecom Bus Interface will have the responsibility of transmitting (in lieu of receiving) STS-3/STM-1 data to some remote entity over a Telecom Bus Interface that is also clocked at 19.44 MHz .

### 5.2 The Receive STS-3/STM-1 Telecom Bus Interface Timing

In the Receive STS-3/STM-1 Telecom Bus Interface, all of the signals (which are output via this Bus Interface) are updated upon the rising edge of RxD_CLK (19.44MHz clock signal).

Figure 20 and Figure 21 presents an illustration of the waveforms of the signals that will be output via the Receive STS-3/STM-1 Telecom Bus Interface along with the timing parameter (t12).

Figure 20. Waveforms of the Signals that are output via the Receive Sts-3/Stm-1 Telecom Bus Interface


Note: The value for $t_{12}$ can be found in Table 15.
Table 15 presents information on the Timing parameters for the Receive STS-3/STM-1 Telecom Bus Interface.
table 15: Timing Information for the Receive StS-3/StM-1 Telecom Bus Interface

| Symbol | Description | Min. | Typ. | Max. |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{12}$ | Rising edge of RxD_CLK to updates in RxD_D[7:0], RxD_PL, <br> RxD_C1J1, RxD_ALARM and RxD_DP | Ons |  | 3ns |

### 5.3 The Transmit STS-3/STM-1 Telecom Bus Interface Timing

In the Transmit STS-3/STM-1 Telecom Bus Interface, all of the signals (which are input via this Bus Interface) are sampled upon the rising edge of TXA_CLK ( 19.44 MHz clock signal).
Figure 21 presents an illustration of the waveforms and the timing parameters ( t 13 and t 14 ) of the signals that will be received by the Transmit STS-3/STM-1 Telecom Bus Interface.

Figure 21. Waveforms of the signals that are input via the Transmit STS-3/STM-1 Telecom Bus InterFACE


Nоте: The value for $t_{13}$ and $t_{14}$ can be found in Table 16.
Table 16 presents information on the Timing parameters for the Transmit STS-3/STM-1 Telecom Bus Interface.
Table 16: Timing Information for the Transmit STS-3ISTM-1 Telecom Bus Interface

| Symbol | DESCRIPTION | Min. | TYp. |
| :---: | :--- | :---: | :---: |
| $\mathrm{t}_{13}$ | TxA_D[7:0], TxA_PL, TXA_C1J1, TxA_ALARM and TXA_DP <br> to rising edge of TXA_CLK set-up time requirements | 10 ns | MAX. |
| $\mathrm{t}_{14}$ | Rising edge of TxA_CLK to TxA_D[7:0], TxA_PL, TxA_C1J1, <br> TxA_ALARM and TXA_DP hold time requirements | 0 ns |  |

### 6.0 TRANSMIT TOH OVERHEAD INPUT PORT

### 6.1 Transmit TOH Overhead Input Port

The Transmit TOH Overhead Input Port permits the user to insert his/her own value for the TOH bytes into the outbound STS-12/STM-4 data-stream. The user should note that the TxTOHIns and the TxTOH input pins are sampled (by the Transmit TOH Overhead Input Port) upon the rising edge of TxTOHCIk. All of the remaining
signals (e.g., TxTOHFrame and TxTOHEnable) are updated upon the falling edge of TxTOHClk. The timing waveform and information for the Transmit TOH Overhead Input Port is presented below.

Figure 22. Timing Waveform of the Transmit TOH Overhead Input Port


Nоте: The values for $t_{15}, t_{16}$ and $t_{17}$ can be found in Table 17.

Table 17: Timing Information for the Transmit TOH Overhead Input Port

| Symbol | Description | Mın. | Typ. |
| :---: | :--- | :---: | :---: |
| $\mathrm{t}_{15}$ | Falling edge of TxTOHClk to rising edge of TxTOHFrame and <br> TxTOHEnable | -0.5 ns |  |
| $\mathrm{t}_{16}$ | TxTOHIns to rising edge of TxTOHCIk set-up time | 12 ns | 0.5 ns |
| $\mathrm{t}_{17}$ | TxTOH Data to rising edge of TxTOHClk set-up time | 11 ns |  |

### 7.0 TRANSMIT POH OVERHEAD INPUT PORT

### 7.1 Transmit POH Overhead Input Port

The Transmit POH Overhead Input Port permits the user to insert his/her own value for the POH bytes into either the outbound STS-1 SPE data-stream (which is output via the Transmit STS-12/STM-4 data-stream or via the outbound STS-1 SPE data-stream (which is output via the Transmit STS-1 data-stream). The user should note that the TxPOHIns and the TxPOH input pins are sampled (by the Transmit POH Overhead Input Port) upon the rising edge of TxPOHClk. All of the remaining signals (e.g., TxPOHFrame and TxPOHEnable) are updated upon the falling edge of TxPOHClk. The timing waveform and information for the Transmit POH Overhead Input Port is presented below.

Figure 23. Timing Waveform of the Transmit POH Overhead Input Port


Note: The values for $t_{18}, t_{19}$ and $t_{20}$ can be found in Table 18.

Table 18: Timing Information for the Transmit POH Overhead Input Port

| Symbol | DesCription | Min. | Typ. | Max. |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{t}_{18}$ | Falling edge of TxPOHClk to rising edge of TxPOHFrame and <br> TxPOHEnable | -1.5 ns |  | 3ns |
| $\mathrm{t}_{19}$ | TxPOHIns to rising edge of TxPOHClk set-up time | 15 ns |  |  |
| $\mathrm{t}_{20}$ | TxPOH Data to rising edge of TxPOHClk set-up time | 14 ns |  |  |

### 8.0 TRANSMIT ORDERWIRE (E1, F1, E2) BYTE OVERHEAD INPUT PORT

### 8.1 Transmit E1, F1, E2 (Order-wire) Byte Overhead Input Port

The Transmit Order-wire Byte Overhead Input Port provides a dedicated port for the user to insert his/her own value for the E1, F1 and E2 bytes within the outbound STS-12/STM-4 data-stream. The user should note that the TxE1F1E2 input pin is sampled (by the Transmit Order-wire Byte Overhead Input Port) upon the rising edge of TxTOHClk. All of the remaining signals (e.g., TxE1F1E2Enable, TxE1F1E2Frame) are updated upon the falling edge of TxTOHClk. The timing waveform and information for the Transmit Order-wire Byte Overhead Input Port is presented below.

Figure 24. Timing Waveform of the Transmit Order-Wire Byte Overhead Input Port


Nоте: The values for $t_{21}$ and $t_{22}$ can be found in Table 19.

Table 19: Timing Information for the Transmit Order-Wire Byte Overhead Input Port

| SymboL | DESCRIPTION | Min. | Typ. |
| :---: | :--- | :---: | :---: |
| $\mathrm{t}_{21}$ | Falling edge of TxTOHCIk to rising edge of TxE1F1F2Enable <br> and TxE1F1F2Frame | -0.5 ns |  |
| $\mathrm{t}_{22}$ | TxE1F1F2 Data to rising edge of TxTOHClk set-up time | 11ns | 0.5 ns |

### 9.0 TRANSMIT SECTION DCC INSERTION INPUT PORT

### 9.1 Transmit Section DCC Insertion Input Port

The Transmit Section DCC Insertion Input Port provides a dedicated port for the user to insert his/her own value for the D1, D2 and D3 bytes within the outbound STS-12/STM-4 data-stream. The user should note that the TxSDCC input pin is sampled (by the Transmit Section DCC Insertion Input Port) upon the rising edge of

TxTOHCIk. The TxSDCCEnable output signal is updated upon the falling edge of TxTOHCIk. The timing waveform and information for the Transmit Section DCC Insertion Input Port is presented below.

Figure 25. Timing Waveform of the Transmit Section DCC Overhead Insertion Port


Nоте: The values for $t_{23}$ and $t_{24}$ can be found in Table 20.

Table 20: Timing Information for the Transmit Order-Wire Byte Overhead Input Port

| SymboL | DESCRIPTION | Min. | Typ. | MAx. |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{t}_{23}$ | Falling edge of TxTOHCIk to rising edge of TxSDCCEnable | -0.5 ns |  | 0.5 ns |
| $\mathrm{t}_{24}$ | TxSDCC Data to rising edge of TxTOHClk set-up time | 12 ns |  |  |

### 10.0 TRANSMIT LINE DCC INSERTION INPUT PORT

### 10.1 Transmit Line DCC Insertion Input Port

The Transmit Section DCC Insertion Input Port provides a dedicated port for the user to insert his/her own value for the D4 through D12 bytes within the outbound STS-12/STM-4 data-stream. The user should note that the TxLDCC input pin is sampled (by the Transmit Section DCC Insertion Input Port) upon the rising edge
of TxTOHCIk. The TxLDCCEnable output signal is updated upon the falling edge of TxTOHCIk. The timing waveform and information for the Transmit Line DCC Insertion Input Port is presented below.

Figure 26. Timing Waveform of the Transmit Line DCC Insertion Input Port


Nоте: The values for $t_{25}$ and $t_{26}$ can be found in Table 21.

Table 21: Timing Information for the Transmit Line DCC Insertion Input Port

| SymboL | DesCription | Min. | Typ. | Max. |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{t}_{25}$ | Falling edge of TxTOHClk to rising edge of TxLDCCEnable | -0.5 ns |  | 0.5 ns |
| $\mathrm{t}_{26}$ | TxLDCC Data to rising edge of TxTOHCIk set-up time | 11 ns |  |  |

### 11.0 RECEIVE TOH OVERHEAD OUTPUT PORT

### 11.1 Receive TOH Overhead Output Port

The Receive TOH Overhead Output port permits the user to extract out the values of the TOH bytes within the incoming STS-12/STM-4 data-stream. All of the Receive TOH Overhead Output port signals are updated upon
the falling edge of RxTOHCIk. The timing waveform and information for the Receive TOH Overhead Output Port is presented below.

Figure 27. Timing Waveform of the Receive tOH Overhead Output Port


Nоте: The values for $t_{27}$ and $t_{28}$ can be found in Table 22.

Table 22: Timing Information for the Receive TOH Overhead Output Port

| SymboL | DeSCRIPTION | Min. | Typ. | Max. |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{t}_{27}$ | Falling edge of RxTOHCIk to rising edge of RxTOHFrame and <br> RxTOHValid | -0.2 ns |  | 0.4 ns |
| $\mathrm{t}_{28}$ | Falling edge of RxTOHCIk to RxTOH output delay | 0.2 ns |  | 0.1 ns |

### 12.0 RECEIVE POH OVERHEAD OUTPUT PORT

### 12.1 Receive POH Overhead Output Port

The Receive POH Overhead Output port permits the user to extract out the values of the POH bytes within the incoming STS-12/STM-4 data-stream. All of the Receive POH Overhead Output port signals are updated upon the falling edge of RxPOHClk. The timing waveform and information for the Receive POH Overhead Output Port is presented below.

Figure 28. timing Waveform of the Receive Poh Overhead Output Port


Nоте: The values for $t_{29}$ and $t_{30}$ can be found in Table 23.

Table 23: Timing Information for the Receive POH Overhead Output Port

| SymboL | DesCRIPTion | Min. | Typ. | Max. |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{t}_{29}$ | Falling edge of RxPOHClk to rising edge of RxPOHFrame <br> and RxPOHValid | 0.2 ns |  | 3 ns |
| $\mathrm{t}_{30}$ | Falling edge of RxPOHCIk to RxPOH output delay | 0.2 ns |  | 1.5 ns |

### 13.0 RECEIVE ORDERWIRE (E1, F1, E2) BYTES OVERHEAD OUTPUT PORT

### 13.1 Receive E1, F1, E2 (Order-Wire) Byte Overhead Output Port

The Receive Order-wire Byte Overhead output port provides a dedicated port for the user to extract out the Order-wire (e.g., the E1, F1 and E2) bytes from that within the incoming STS-12/STM-4 data-stream. The user
should note that all of the output signals (of this port) are updated upon the falling edge of RxTOHClk. The timing waveform and information for the Receive Order-wire Byte Overhead output port is presented below.

Figure 29. timing Waveform of the Receive Order-Wire Byte Overhead Output Port


Nоте: The values for $t_{31}$ and $t_{32}$ can be found in Table 24.

Table 24: Timing Information for the Receive Order-Wire Byte Overhead Output Port

| Symbol | DeSCRIPTion | Min. | Typ. | Max. |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{t}_{31}$ | Falling edge of RxTOHCIk to rising edge of RxE1F1E2Frame <br> and RxE1F1E2Valid | -0.2 ns |  | 0.4 ns |
| $\mathrm{t}_{32}$ | Falling edge of RxTOHCIk to RxE1F1E2 output delay | 0.1 ns |  | 0.3 ns |

### 14.0 RECEIVE SECTION DCC EXTRACTION OUTPUT PORT

### 14.1 Receive Section DCC Output Port

The Receive Section DCC output port provides a dedicated port for the user to extract out the Section DCC (e.g., D1, D2 and D3) bytes from that within the incoming STS-12/STM-4 data-stream. The user should note that all of the output signals (of this port) are updated upon the falling edge of RxTOHClk. The timing waveform and information for the Receive Section DCC output port is presented below.

Figure 30. Timing Waveform of the Receive Section DCC Output Port


Nоте: The values for $t_{33}$ and $t_{34}$ can be found in Table 25.

Table 25: Timing Information for the Receive Section DCC Output Port

| Symbol | DesCription | Min. | Typ. | Max. |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{t}_{33}$ | Falling edge of RxTOHCIk to rising edge of RxSDCCValid | Ons |  | 0.5 ns |
| $\mathrm{t}_{34}$ | Falling edge of RxTOHCIk to RxSDCC output delay | 0.1 ns |  | 0.5 ns |

### 15.0 RECEIVE LINE DCC EXTRACTION OUTPUT PORT

### 15.1 Receive Line DCC Output Port

The Receive Line DCC output port provides a dedicated port for the user to extract out the Line DCC (e.g., D4 through D12) bytes from that within the incoming STS-12/STM-4 data-stream. The user should note that all of the output signals (of this port) are updated upon the falling edge of RxTOHClk. The timing waveform and information for the Receive Line DCC output port is presented below.

Figure 31. Timing Waveform of the Receive Line DCC Output Port


Nоте: The values for $t_{35}$ and $t_{36}$ can be found in Table 26.

Table 26: Timing Information for the Receive Line DCC Output Port

| SymboL | DesCription | Min. | Typ. | Max. |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{t}_{35}$ | Falling edge of RxTOHCIk to rising edge of RxLDCCValid | -0.2 ns |  | 0.1 ns |
| $\mathrm{t}_{36}$ | Falling edge of RxTOHCIk to RxLDCC output delay | 0.1 ns |  | 0.4 ns |

Experience Our Connectivity,

ORDERING INFORMATION

| Part Number | Package | Operating Temperature <br> Range |
| :---: | :---: | :---: |
| XRT94L43IB | 516 PBGA | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |

## PACKAGE DIMENSIONS

## 516 Ball Plastic Ball Grid Array <br> ( $35 \times 35 \mathrm{~mm}$ PBGA)

Rev. 1.0 (Bottom View)


| Symbol | Inches |  | Millimeters |  |
| :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX |
| A | 0.075 | 0.106 | 1.90 | 2.70 |
| A1 | 0.020 | 0.028 | 0.50 | 0.70 |
| A2 | 0.039 | 0.051 | 1.00 | 1.30 |
| b | 0.024 | 0.035 | 0.60 | 0.90 |
| C | 0.016 | 0.028 | 0.40 | 0.70 |
| D | 1.370 | 1.386 | 34.80 | 35.20 |
| D1 | 1.250 BSC | 31.75 BSC |  |  |
| D2 | 1.177 | 1.185 | 29.90 | 30.10 |
| e | 0.050 BSC |  | 1.27 BSC |  |

Note: The control dimension is the millimeter column

REVISION HISTORY

| Revision \# | Date | DESCRIPTIon |
| :---: | :---: | :--- |
| P1.0.0 | July 2002 | Short form. |
| P1.0.1 | July 2002 | Added pin out and Register tables. |
| P1.0.2 | August 2002 | Added descriptive sections. |
| P1.0.3 | August 2002 | Added more description to sections. |
| P1.0.4 | September 2002 | Corrected Direct Addreses by adding 100Hex to each. |
| P1.0.4 | December 2002 | Added SDH Register tables and Direct addressing pin out. Made minor edits to <br> tesxt and broke data sheet into three books, (Description and pin outs, Sonet <br> Registers and SDH Registers. |
| P1.0.5 | May 2002 | Added electrical characteristics. |
| 1.0.0 | June 2004 | Final edits, release to production |
| 1.0.1 | July 2006 | Made edits to pin descriptions |
| 1.0.2 | November 2006 | Added/changed block diagrams and features. |

## NOTICE

EXAR Corporation reserves the right to make changes to the products contained in this publication in order to improve design, performance or reliability. EXAR Corporation assumes no responsibility for the use of any circuits described herein, conveys no license under any patent or other right, and makes no representation that the circuits are free of patent infringement. Charts and schedules contained here in are only for illustration purposes and may vary depending upon a user's specific application. While the information in this publication has been carefully checked; no responsibility, however, is assumed for inaccuracies.

EXAR Corporation does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless EXAR Corporation receives, in writing, assurances to its satisfaction that: (a) the risk of injury or damage has been minimized; (b) the user assumes all such risks; (c) potential liability of EXAR Corporation is adequately protected under the circumstances.

## Copyright 2006 EXAR Corporation

## Datasheet November 2006.

Reproduction, in part or whole, without the prior written consent of EXAR Corporation is prohibited.


[^0]:    Nоте: The values for $t_{0}$ through $t_{7}$ can be found in Table 2.

