## GENERAL DESCRIPTION

The XRT86VL30 is a single channel $1.544 \mathrm{Mbit} / \mathrm{s}$ or 2.048 Mbit/s DS1/E1/J1 framer and LIU integrated solution featuring $R^{3}$ technology (Relayless, Reconfigurable, Redundancy). The physical interface is optimized with internal impedance, and with the patented pad structure, the XRT86VL30 provides protection from power failures and hot swapping.

The XRT86VL30 contains an integrated DS1/E1/J1 framer and LIU which provides DS1/E1/J1 framing and error accumulation in accordance with ANSI/ ITU_T specifications. The framer has its own framing synchronizer and transmit-receive slip buffers. The slip buffers can be independently enabled or disabled as required and can be configured to frame to the common DS1/E1/J1 signal formats.
The Framer block contains its own Transmit and Receive T1/E1/J1 Framing function. There are 3 Transmit HDLC controllers which encapsulate contents of the Transmit HDLC buffers into LAPD Message frames. There are 3 Receive HDLC controllers which extract the payload content of

Receive LAPD Message frames from the incoming T1/E1/J1 data stream and write the contents into the Receive HDLC buffers. The framer also contains a Transmit and Overhead Data Input port, which permits Data Link Terminal Equipment direct access to the outbound T1/E1/J1 frames. Likewise, a Receive Overhead output data port permits Data Link Terminal Equipment direct access to the Data Link bits of the inbound T1/E1/J1 frames.

The XRT86VL30 fully meets all of the latest T1/E1/J1 specifications: ANSI T1/E1.107-1988, ANSI T1/ E1.403-1995, ANSI T1/E1.231-1993, ANSI T1/ E1.408-1990, AT\&T TR 62411 (12-90) TR54016, and ITU G-703 (Including Section 13 - Synchronization), G.704, G706 and G.733, AT\&T Pub. 43801, and ETS 300 011, 300 233, JT G.703, JT G.704, JT G706, I.431. Extensive test and diagnostic functions include Loop-backs, Boundary scan, Pseudo Random bit sequence (PRBS) test pattern generation, Performance Monitor, Bit Error Rate (BER) meter, forced error insertion, and LAPD unchannelized data payload processing according to ITU-T standard Q.921.

## APPLICATIONS AND FEATURES (NEXT PAGE)

Figure 1. XRT86VL30 Single Channel DS1 (T1/E1/J1) Framer/LIU Combo


[^0]
## APPLICATIONS

- High-Density T1/E1/J1 interfaces for Multiplexers, Switches, LAN Routers and Digital Modems
- SONET/SDH terminal or Add/Drop multiplexers (ADMs)
- T1/E1/J1 add/drop multiplexers (MUX)
- Channel Service Units (CSUs): T1/E1/J1 and Fractional T1/E1/J1
- Digital Access Cross-connect System (DACs)
- Digital Cross-connect Systems (DCS)
- Frame Relay Switches and Access Devices (FRADS)
- ISDN Primary Rate Interfaces (PRA)
- PBXs and PCM channel bank
- T3 channelized access concentrators and M13 MUX
- Wireless base stations
- ATM equipment with integrated DS1 interfaces
- Multichannel DS1 Test Equipment
- T1/E1/J1 Performance Monitoring
- Voice over packet gateways
- Routers


## FEATURES

- Supports Section 13 - Synchronization Interface in ITU G. 703
- Supports SSM Synchronization Messaging per ITU G. 704
- Independent, full duplex DS1 Tx and Rx Framer/LIUs
- Two 512-bit (two-frame) elastic store, PCM frame slip buffers (FIFO) on TX and Rx provide up to 8.192 MHz asynchronous back plane connections with jitter and wander attenuation
- Supports input PCM and signaling data at 1.544, 2.048, 4.096 and 8.192 Mbits. Also supports 2 -channel multiplexed 12.352/16.384 (HMVIP/H.100) Mbit/s on the back plane bus
- Programmable output clocks for Fractional T1/E1/J1
- Supports Channel Associated Signaling (CAS)
- Supports Common Channel Signalling (CCS)
- Supports ISDN Primary Rate Interface (ISDN PRI) signaling
- Extracts and inserts robbed bit signaling (RBS)
- 3 Integrated HDLC controllers for transmit and receive, each controller having two 96-byte buffers (buffer 0 / buffer 1)
- HDLC Controllers Support SS7
- Timeslot assignable HDLC
- V5.1 or V5.2 Interface
- Automatic Performance Report Generation (PMON Status) can be inserted into the transmit LAPD interface every 1 second or for a single transmission
- Alarm Indication Signal with Customer Installation signature (AIS-CI)
- Remote Alarm Indication with Customer Installation (RAI-CI)
- Gapped Clock interface mode for Transmit and Receive.
- Intel/Motorola and Power PC interfaces for configuration, control and status monitoring
- Parallel search algorithm for fast frame synchronization
- Wide choice of T1 framing structures: SF/D4, ESF, SLC®96, T1DM and N-Frame (non-signaling)
- Direct access to $D$ and $E$ channels for fast transmission of data link information
- PRBS, QRSS, and Network Loop Code generation and detection
- Programmable Interrupt output pin
- Supports programmed I/O and DMA modes of Read-Write access
- The framer block encodes and decodes the T1/E1/J1 Frame serial data
- Detects and forces Red (SAI), Yellow (RAI) and Blue (AIS) Alarms
- Detects OOF, LOF, LOS errors and COFA conditions
- Loopbacks: Local (LLB) and Line remote (LB)
- Facilitates Inverse Multiplexing for ATM
- Performance monitor with one second polling
- Boundary scan (IEEE 1149.1) JTAG test port
- Accepts external 8 kHz Sync reference
- 1.8V Inner Core
- 3.3V CMOS operation with 5 V tolerant inputs
- 128-pin LQFP and $80-$ pin LQFP package with $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ operation


## ORDERING INFORMATION

| Part Number | Package | Operating Temperature Range |
| :---: | :---: | :---: |
| XRT86VL30IV | 128 Pin LQFP $(14 \times 20 \times 1.4 \mathrm{~mm})$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| XRT86VL30IV80 | 80 Pin LQFP $(12 \times 12 \times 1.4 \mathrm{~mm})$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |

## LIST OF PARAGRAPHS

1.0 REGISTER DESCRIPTIONS - E1 MODE .......................................................................................... 10
2.0 LINE INTERFACE UNIT (LIU SECTION) REGISTERS

158

## LIST OF TABLES

Table 1:: Register Summary ..... 4
Table 2:: Clock Select Register (CSR) Hex Address: 0x0100 ..... 10
Table 3:: Line Interface Control Register (LICR) Hex Address: 0x0101 ..... 12Table 4:: General Purpose Input/Output Control Register (GPIOCR)Table 5:: Framing Select Register (FSR)Table 6:: Alarm Generation Register (AGR)Table 7:: Synchronization MUX Register (SMR)Table 8:: Transmit Signaling and Data Link Select Register (TSDLSR)Table 9:: Framing Control Register (FCR)Table 10:: Receive Signaling \& Data Link Select Register (RSDLSR)Table 11:: Receive Signaling Change Register 0 (RSCR 0)Table 12:: Receive Signaling Change Register 1 (RSCR 1)
Hex Address: 0x0102 ..... 14
Hex Address: 0x0107 ..... 15
Hex Address: 0x0108 ..... 19
Hex Address: 0x0109 ..... 21
Hex Address:0x010A ..... 24
Hex Address: 0x010B ..... 27
Hex Address: 0x010C ..... 29
Hex Address: 0x010D ..... 31
Hex Address: 0x010E ..... 31
Hex Address: 0x010F ..... 31
Hex Address: 0x0110 ..... 32
Table 14:: Receive Signaling Change Register 3 (RSCR 3)
Hex Address: 0x0111 ..... 33
Hex Address: $0 x 0112$ ..... 34
Table 16:: Receive Extra Bits Register (REBR)
Table 17:: Data Link Control Register (DLCR1) Hex Address: $0 \times 0113$ ..... 36
Table 18:: Transmit Data Link Byte Count Register (TDLBCR1) Hex Address: 0x0114 ..... 38
Table 19:: Receive Data Link Byte Count Register (RDLBCR1) Hex Address: 0x0115 ..... 39
Table 20:: Slip Buffer Control Register (SBCR) Hex Address: 0x0116 ..... 40
Table 21:: FIFO Latency Register (FFOLR) Hex Address: $0 \times 0117$ ..... 41
Table 22:: DMA 0 (Write) Configuration Register (DOWCR) Hex Address: 0x0118 ..... 42
Table 23:: DMA 1 (Read) Configuration Register (D1RCR) Hex Address: 0x0119 ..... 43
Table 24:: Interrupt Control Register (ICR) Hex Address: 0x011A ..... 44
Table 25:: LAPD Select Register (LAPDSR) Hex Address: 0x011B ..... 45
Table 26:: Performance Report Control Register (PRCR) Hex Address: 0x011D ..... 45
Table 27:: Gapped Clock Control Register (GCCR) Hex Address: 0x011E ..... 46
Table 28:: Transmit Interface Control Register (TICR) Hex Address:0x0120 ..... 47
Table 29:: Transmit Interface Speed When Multiplexed Mode is Disabled (TxMUXEN = 0) ..... 49
Table 30:: Transmit Interface Speed when Multiplexed Mode is Enabled (TxMUXEN =1) ..... 50
Table 31:: PRBS Control And Status Register 0 (PRBSCSR0) Hex Address: $0 \times 0121$ ..... 51
Table 32:: Receive Interface Control Register (RICR) Hex Address: 0x0122 ..... 53
Table 33:: Receive Interface Speed When Multiplexed Mode is Disabled (TxMUXEN = 0) ..... 55
Table 34:: Receive Interface Speed when Multiplexed Mode is Enabled (TxMUXEN = 1) ..... 56
Table 35:: PRBS Control and Status Register 1 (PRBSCSR1) Hex Address: 0x0123 ..... 57
Table 36:: Loopback Code Control Register (LCCR) Hex Address: 0x0124 ..... 59
Table 37:: Transmit Loopback Coder Register (TLCR) Hex Address: Ox0125 ..... 59
Table 38:: Receive Loopback Activation Code Register (RLACR) Hex Address: $0 \times 0126$ ..... 59
Table 39:: Receive Loopback Deactivation Code Register (RLDCR) Hex Address: $0 \times 0127$ ..... 59
Table 40:: Defect Detection Enable Register (DDER) Hex Address: 0x0129 ..... 59
Table 41:: Transmit Sa Select Register (TSASR) Hex Address: 0x0130 ..... 60
Table 42:: Transmit Sa Auto Control Register 1 (TSACR1) Hex Address: 0x0131 ..... 62
Table 43:: Conditions on Receive side When TSACR1 bits Are enabled ..... 63
Table 44:: Transmit Sa Auto Control Register 2 (TSACR2) ..... 65
Table 45:: Conditions on Receive side When TSACR2 bits enabled ..... 66
Table 46:: Transmit Sa4 Register (TSA4R) ..... 67
Table 47:: Transmit Sa5 Register (TSA5R) Hex Address: 0x0134 ..... 67
Table 48:: Transmit Sa6 Register (TSA6R) Hex Address: 0x0135 ..... 67
Table 49:: Transmit Sa7 Register (TSA7R) Hex Address: 0x0136 ..... 67
Table 50:: Transmit Sa8 Register (TSA8R) Hex Address: 0x0137 ..... 68
Table 51:: Receive Sa4 Register (RSA4R) Hex Address: 0x013B ..... 69
Table 52:: Receive Sa5 Register (RSA5R) Hex Address: 0x013C ..... 69
Table 53:: Receive Sa6 Register (RSA6R) Hex Address: 0x013D ..... 69
Table 54:: Receive Sa7 Register (RSA7R) Hex Address: 0x013E ..... 70
Table 55:: Receive Sa8 Register (RSA8R) Hex Address: 0x013F ..... 70Table 56:: Data Link Control Register (DLCR2)Table 57:: Transmit Data Link Byte Count Register (TDLBCR2)Table 58:: Receive Data Link Byte Count Register (RDLBCR2)
Hex Address: 0x0143 ..... 71
Hex Address: 0x0144 ..... 73
Hex Address: 0x0145 ..... 74

REV. 1.0.0
SINGLE T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION


SINGLE T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION

| Table 119:: Excessive Zero Status Register (EXZSR) | Hex Address: $0 \times 0 B 0 E$.......... 141 |
| :---: | :---: |
| Table 120:: Excessive Zero Enable Register (EXZER) | Hex Address: Ox0B0F ........... 142 |
| Table 121:: RxLOS/CRC Interrupt Status Register (RLCISR) | Hex Address: OxOB12 ............ 143 |
| Table 122:: RxLOS/CRC Interrupt Enable Register (RLCIER) | Hex Address: Ox0B13 ............ 145 |
| Table 123:: Data Link Status Register 2 (DLSR2) | Hex Address: 0x0B16 ............. 146 |
| Table 124:: Data Link Interrupt Enable Register 2 (DLIER2) | Hex Address: 0x0B17 ............... 148 |
| Table 125:: Data Link Status Register 3 (DLSR3) | Hex Address: 0x0B26 ............. 150 |
| Table 126:: Data Link Interrupt Enable Register 3 (DLIER3) | Hex Address: 0x0B27 .............. 152 |
| Table 127:: E1 BOC Interrupt Status Register (BOCISR 0x0B70h) | 154 |
| Table 128:: E1 BOC Interrupt Enable Register (BOCIER 0x0B71h) | 155 |
| Table 129:: E1 BOC Unstable Interrupt Status Register (BOCUISR 0x0B74h) | 156 |
| Table 130:: E1 BOC Unstable Interrupt Enable Register (BOCUIER 0x0B75h) | 157 |
| Table 131:: LIU Channel Control Register 0 (LIUCCRO) | Hex Address: Ox0f00 ............. 158 |
| Table 132:: Equalizer Control and Transmit Line Build Out | 160 |
| Table 133:: LIU Channel Control Register 1 (LIUCCR1) | Hex Address: Ox0f01 ............. 161 |
| Table 134:: LIU Channel Control Register 2 (LIUCCR2) | Hex Address: Ox0f02 ............. 163 |
| Table 135:: LIU Channel Control Register 3 (LIUCCR3) | Hex Address: Ox0f03 ............. 165 |
| Table 136:: LIU Channel Control Interrupt Enable Register (LIUCCIER) | Hex Address: OxOf04 .................. 167 |
| Table 137:: LIU Channel Control Status Register (LIUCCSR) | Hex Address: 0x0f05 ................ 168 |
| Table 138:: LIU Channel Control Interrupt Status Register (LIUCCISR) | Hex Address: 0x0f06 ................... 171 |
| Table 139:: LIU Channel Control Cable Loss Register (LIUCCCCR) | Hex Address: 0x0f07 ................ 173 |
| Table 140:: LIU Channel Control Arbitrary Register 1 (LIUCCAR1) | Hex Address: 0x0f08 .................. 173 |
| Table 141:: LIU Channel Control Arbitrary Register 2 (LIUCCAR2) | Hex Address: 0x0f09 .................. 173 |
| Table 142:: LIU Channel Control Arbitrary Register 3 (LIUCCAR3) | Hex Address: 0x0f0A ................. 174 |
| Table 143:: LIU Channel Control Arbitrary Register 4 (LIUCCAR4) | Hex Address: 0xOf0B ................. 174 |
| Table 144:: LIU Channel Control Arbitrary Register 5 (LIUCCAR5) | Hex Address: OxOf0C ................. 174 |
| Table 145:: LIU Channel Control Arbitrary Register 6 (LIUCCAR6) | Hex Address: 0x0f0D ................. 175 |
| Table 146:: LIU Channel Control Arbitrary Register 7 (LIUCCAR7) | Hex Address: OxOf0E ................. 175 |
| Table 147:: LIU Channel Control Arbitrary Register 8 (LIUCCAR8) | Hex Address: 0xOf0F .................. 175 |
| Table 148:: LIU Global Control Register 0 (LIUGCRO) | Hex Address: 0x0FE0 ............. 176 |
| Table 149:: LIU Global Control Register 1 (LIUGCR1) | Hex Address: 0x0FE1 ............. 178 |
| Table 150:: LIU Global Control Register 2 (LIUGCR2) | Hex Address: 0x0FE2 ............. 179 |
| Table 151:: LIU Global Control Register 3 (LIUGCR3) | Hex Address: 0x0FE4 ............. 180 |
| Table 152:: LIU Global Control Register 4 (LIUGCR4) | Hex Address: 0x0FE9 ............. 181 |
| Table 153:: LIU Global Control Register 5 (LIUGCR5) | Hex Address: 0x0FEA ............. 182 |

DESCRIPTION OF THE CONTROL REGISTERS - E1 MODE
All address on this register description is shown in HEX format.
table 1: Register Summary

| Function | Symbol | Hex |
| :---: | :---: | :---: |
| Control Registers (0x0100-0x01FF) |  |  |
| Clock and Select Register | CSR | $0 \times 0100$ |
| Line Interface Control Register | LICR | $0 \times 0101$ |
| GPIO Control Register | GPIOCR | 0x0102 |
| Reserved | - | 0x0103-0x0106 |
| Framing Select Register | FSR | $0 \times 0107$ |
| Alarm Generation Register | AGR | $0 \times 0108$ |
| Synchronization MUX Register | SMR | $0 \times 0109$ |
| Transmit Signaling and Data Link Select Register | TSDLSR | 0x010A |
| Framing Control Register | FCR | 0x010B |
| Receive Signaling \& Data Link Select Register | RSDLSR | 0x010C |
| Receive Signaling Change Register 0 | RSCR0 | 0x010D |
| Receive Signaling Change Register 1 | RSCR1 | 0x010E |
| Receive Signaling Change Register 2 | RSCR2 | 0x010F |
| Receive Signaling Change Register 3 | RSCR3 | 0x0110 |
| Receive National Bits Register | RNBR | $0 \times 0111$ |
| Receive Extra Bits Register | REBR | $0 \times 0112$ |
| Data Link Control Register 1 | DLCR1 | $0 \times 0113$ |
| Transmit Data Link Byte Count Register 1 | TDLBCR1 | $0 \times 0114$ |
| Receive Data Link Byte Count Register 1 | RDLBCR1 | $0 \times 0115$ |
| Slip Buffer Control Register | SBCR | 0x0116 |
| FIFO Latency Register | FIFOLR | $0 \times 0117$ |
| DMA 0 (Write) Configuration Register | DOWCR | $0 \times 0118$ |
| DMA 1 (Read) Configuration Register | D1RCR | $0 \times 0119$ |
| Interrupt Control Register | ICR | $0 \times 011 \mathrm{~A}$ |
| LAPD Select Register | LAPDSR | 0x011B |
| Reserved - T1 mode only | - | 0x011C |
| Performance Report Control Register | PRCR | 0x011D |
| Gapped Clock Control Register | GCCR | 0x011E |
| Transmit Interface Control Register | TICR | 0x0120 |
| BERT Control \& Status Register 0 | BERTCSR0 | 0x0121 |

Table 1: Register Summary

| Function | Symbol | Hex |
| :---: | :---: | :---: |
| Receive Interface Control Register | RICR | $0 \times 0122$ |
| BERT Control \& Status Register 1 | BERTCSR1 | $0 \times 0123$ |
| For T1 mode only | - | 0x0124-0x0127 |
| Defect Detection Enable Register | DDER | 0x0129 |
| Transmit Sa Select Register | TSASR | 0x0130 |
| Transmit Sa Auto Control Register 1 | TSACR1 | $0 \times 0131$ |
| Transmit Sa Auto Control Register 2 | TSACR2 | 0x0132 |
| Transmit Sa4 Register | TSA4R | $0 \times 0133$ |
| Transmit Sa5 Register | TSA5R | 0x0134 |
| Transmit Sa6 Register | TSA6R | $0 \times 0135$ |
| Transmit Sa7 Register | TSA7R | $0 \times 0136$ |
| Transmit Sa8 Register | TSA8R | $0 \times 0137$ |
| Receive Sa4 Register | RSA4R | 0x013B |
| Receive Sa5 Register | RSA5R | 0x013C |
| Receive Sa6 Register | RSA6R | 0x013D |
| Receive Sa7 Register | RSA7R | 0x013E |
| Receive Sa8 Register | RSA8R | 0x013F |
| Reserved - T1 mode only | - | 0x0142 |
| Data Link Control Register 2 | DLCR2 | 0x0143 |
| Transmit Data Link Byte Count Register 2 | TDLBCR2 | 0x0144 |
| Receive Data Link Byte Count Register 2 | RDLBCR2 | $0 \times 0145$ |
| Data Link Control Register 3 | DLCR3 | 0x0153 |
| Transmit Data Link Byte Count Register 3 | TDLBCR3 | 0x0154 |
| Receive Data Link Byte Count Register 3 | RDLBCR3 | 0x0155 |
| BERT Control Register | BCR | 0x0163 |
| SSM BOC Control Register | BOCCR | 0x0170 |
| Receive SSM Register | RSSMR | $0 \times 0171$ |
| Receive SSM Match 1 Register | RSSMMR1 | 0x0172 |
| Receive SSM Match 2 Register | RSSMMR2 | $0 \times 0173$ |
| Receive SSM Match 3 Register | RSSMMR3 | 0x0174 |
| Transmit SSM Register | TSSMR | 0x0175 |
| Transmit SSM Byte Count Register | TSSMBCR | $0 \times 0176$ |
| Receive FAS Si Register | RFASSiR | 0x0177 |

XRT86VL30
SINGLE T1/E1/J1 FRAMER/LIU COMBO - E1 REGISTER DESCRIPTION
Table 1: Register Summary

| Function | Symbol | Hex |
| :---: | :---: | :---: |
| Transmit FAS Si Register | TFASSiR | 0x0178 |
| Device ID Register | DEVID | 0x01FE |
| Revision Number Register | REVID | 0x01FF |
| Time Slot (payload) Control (0x0300-0x03FF) |  |  |
| Transmit Channel Control Register 0-31 | TCCR 0-31 | $\begin{gathered} 0 \times 0300- \\ 0 \times 031 F \end{gathered}$ |
| User Code Register 0-31 | TUCR 0-31 | $\begin{gathered} 0 \times 0320- \\ 0 \times 033 F \end{gathered}$ |
| Transmit Signaling Control Register 0-31 | TSCR 0-31 | $\begin{gathered} 0 \times 0340- \\ 0 \times 035 F \end{gathered}$ |
| Receive Channel Control Register 0-31 | RCCR 0-31 | $\begin{gathered} 0 \times 0360- \\ 0 \times 037 \mathrm{~F} \end{gathered}$ |
| Receive User Code Register 0-31 | RUCR 0-31 | $\begin{gathered} 0 \times 0380- \\ 0 \times 039 F \end{gathered}$ |
| Receive Signaling Control Register 0-31 | RSCR 0-31 | $\begin{aligned} & 0 \times 03 A 0- \\ & 0 \times 03 B F \end{aligned}$ |
| Receive Substitution Signaling Register 0-31 | RSSR 0-31 | $\begin{aligned} & 0 \times 03 C 0- \\ & 0 \times 03 D F \end{aligned}$ |
| Receive Signaling Array (0x0500-0x051F) |  |  |
| Receive Signaling Array Register 0 | RSAR0-31 | $\begin{gathered} 0 \times 0500- \\ 0 \times 051 \mathrm{~F} \end{gathered}$ |
| LAPDn Buffer 0 |  |  |
| LAPD Buffer 0 Control Register | LAPDBCR0 | $\begin{gathered} 0 \times 0600- \\ 0 \times 0660 \end{gathered}$ |
| LAPDn Buffer 1 |  |  |
| LAPD Buffer 1 Control Register | LAPDBCR1 | $\begin{gathered} 0 \times 0700- \\ 0 \times 0760 \end{gathered}$ |
| Performance Monitor |  |  |
| Receive Line Code Violation Counter: MSB | RLCVCU | 0x0900 |
| Receive Line Code Violation Counter: LSB | RLCVCL | $0 \times 0901$ |
| Receive Frame Alignment Error Counter: MSB | RFAECU | 0x0902 |
| Receive Frame Alignment Error Counter: LSB | RFAECL | 0x0903 |
| Receive Severely Errored Frame Counter | RSEFC | 0x0904 |
| Receive Synchronization Bit (CRC-6 (T1) CRC-4 (E1) Block) Error Counter: MSB | RSBBECU | 0x0905 |
| Receive Synchronization Bit (CRC-6 (T1) CRC-4 (E1) Block) Error Counter: LSB | RSBBECL | $0 \times 0906$ |

## Table 1: Register Summary

| Function | Symbol | Hex |
| :---: | :---: | :---: |
| Receive Far-End Block Error Counter: MSB | RFEBECU | $0 \times 0907$ |
| Receive Far-End Block Error Counter: LSB | RFEBECL | $0 \times 0908$ |
| Receive Slip Counter | RSC | 0x0909 |
| Receive Loss of Frame Counter | RLFC | 0x090A |
| Receive Change of Frame Alignment Counter | RCFAC | 0x090B |
| LAPD Frame Check Sequence Error counter 1 | LFCSEC1 | 0x090C |
| PRBS bit Error Counter: MSB | PBECU | 0x090D |
| PRBS bit Error Counter: LSB | PBECL | 0x090E |
| Transmit Slip Counter | TSC | 0x090F |
| Excessive Zero Violation Counter: MSB | EZVCU | 0x0910 |
| Excessive Zero Violation Counter: LSB | EZVCL | $0 \times 0911$ |
| LAPD Frame Check Sequence Error counter 2 | LFCSEC2 | 0x091C |
| LAPD Frame Check Sequence Error counter 3 | LFCSEC3 | 0x092C |
| Interrupt Generation/Enable Register Address Map (0x0B00-0x0B41) |  |  |
| Block Interrupt Status Register | BISR | 0x0B00 |
| Block Interrupt Enable Register | BIER | 0x0B01 |
| Alarm \& Error Interrupt Status Register | AEISR | 0x0B02 |
| Alarm \& Error Interrupt Enable Register | AEIER | 0x0B03 |
| Framer Interrupt Status Register | FISR | 0x0B04 |
| Framer Interrupt Enable Register | FIER | 0x0B05 |
| Data Link Status Register 1 | DLSR1 | 0x0B06 |
| Data Link Interrupt Enable Register 1 | DLIER1 | 0x0B07 |
| Slip Buffer Interrupt Status Register | SBISR | 0x0B08 |
| Slip Buffer Interrupt Enable Register | SBIER | 0x0B09 |
| Receive Loopback code Interrupt and Status Register | RLCISR | 0x0B0A |
| Receive Loopback code Interrupt Enable Register | RLCIER | 0x0B0B |
| Receive SA (Sa6) Interrupt Status Register | RSAISR | 0x0B0C |
| Receive SA (Sa6) Interrupt Enable Register | RSAIER | 0x0B0D |
| Excessive Zero Status Register | EXZSR | 0x0B0E |
| Excessive Zero Enable Register | EXZER | 0x0B0F |
| Reserved - T1 mode only | - | 0x0B10-0x0B11 |
| RxLOS/CRC Interrupt Status Register | RLCISR | $0 \times 0 \mathrm{B12}$ |
| RxLOS/CRC Interrupt Enable Register | RLCIER | 0x0B13 |

XRT86VL30
SINGLE T1/E1/J1 FRAMER/LIU COMBO - E1 REGISTER DESCRIPTION
Table 1: Register Summary

| Function | Symbol | Hex |
| :---: | :---: | :---: |
| Data Link Status Register 2 | DLSR2 | 0x0B16 |
| Data Link Interrupt Enable Register 2 | DLIER2 | 0x0B17 |
| Reserved - T1 mode only | - | 0x0B18-0x0B19 |
| Data Link Status Register 3 | DLSR3 | 0x0B26 |
| Data Link Interrupt Enable Register 3 | DLIER3 | 0x0B27 |
| Reserved - T1 mode only | - | 0x0B28-0x0B29 |
| Reserved - T1 mode only | CIAIER | 0x0B40-0x0B41 |
| E1 BOC Interrupt Status Register | BOCISR | 0x0B70 |
| E1 BOC Interrupt Enable Register | BOCIER | 0x0B71 |
| Reserved |  | 0x0B72 |
| Reserved |  | 0x0B73 |
| E1 BOC Unstable Interrupt Status Register | BOCUSR | 0x0B74 |
| E1 BOC Unstable Interrupt Enable Register | BOCUER | 0x0B75 |
| LIU Register Summary - Channel Control Registers |  |  |
| LIU Channel Control Register 0 | LIUCCRO | 0x0f00 |
| LIU Channel Control Register 1 | LIUCCR1 | 0x0f01 |
| LIU Channel Control Register 2 | LIUCCR2 | 0x0f02 |
| LIU Channel Control Register 3 | LIUCCR3 | 0x0f03 |
| LIU Channel Control Interrupt Enable Register | LIUCCIER | 0x0f04 |
| LIU Channel Control Status Register | LIUCCSR | 0x0f05 |
| LIU Channel Control Interrupt Status Register | LIUCCISR | 0x0f06 |
| LIU Channel Control Cable Loss Register | LIUCCCCR | 0x0f07 |
| LIU Channel Control Arbitrary Register 1 | LIUCCAR1 | 0x0f08 |
| LIU Channel Control Arbitrary Register 2 | LIUCCAR2 | 0x0f09 |
| LIU Channel Control Arbitrary Register 3 | LIUCCAR3 | 0x0f0A |
| LIU Channel Control Arbitrary Register 4 | LIUCCAR4 | 0x0f0B |
| LIU Channel Control Arbitrary Register 5 | LIUCCAR5 | 0x0f0C |
| LIU Channel Control Arbitrary Register 6 | LIUCCAR6 | 0x0f0D |
| LIU Channel Control Arbitrary Register 7 | LIUCCAR7 | 0x0f0E |
| LIU Channel Control Arbitrary Register 8 | LIUCCAR8 | 0x0f0F |
| Reserved | - | 0x0F80 $0 \times 0 F D F$ |
| LIU Register Summary - Global Control Registers |  |  |

## Table 1: Register Summary

| Function | Symbol | Hex |
| :---: | :---: | :---: |
| LIU Global Control Register 0 | LIUGCR0 | 0x0FE0 |
| LIU Global Control Register 1 | LIUGCR1 | 0x0FE1 |
| LIU Global Control Register 2 | LIUGCR2 | 0x0FE2 |
| LIU Global Control Register 3 | LIUGCR3 | 0x0FE4 |
| LIU Global Control Register 4 | LIUGCR4 | 0x0FE9 |
| LIU Global Control Register 5 | LIUGCR5 | 0x0FEA |
| Reserved | - | 0x0FEB 0x0FFF |

XRT86VL30
REV. 1.0.1
SINGLE T1/E1/J1 FRAMER/LIU COMBO - E1 REGISTER DESCRIPTION

### 1.0 REGISTER DESCRIPTIONS - E1 MODE

All address on this register description is shown in HEX format.
Table 2: Clock Select Register (CSR)
Hex Address: 0x0100

| BIT | Function | TYPE | Default | Description-Operation |
| :---: | :---: | :---: | :---: | :---: |
| 7 | LCV Insert | R/W | 0 | Line Code Violation Insertion <br> This bit is used to force a Line Code Violation (LCV) on the transmit output of TTIP/TRING. <br> A " 0 " to " 1 " transition on this bit will cause a single LCV to be inserted on the transmit output of TTIP/TRING. |
| 6 | Set T1 Mode | R/W | 0 | T1/E1 Mode select <br> This bit is used to program the individual channel to operate in either T1 or E1 mode. <br> $0=$ Configures the selected channel to operate in E1 mode. <br> 1 = Configures the selected channel to operate in T1 mode. |
| 5 | Sync All Transmitters to 8 kHz | R/W | 0 | Sync All Transmit Framers to $\mathbf{8 k H z}$ <br> This bit permits the user to configure the Transmit E1 Framer block to synchronize its "transmit output" frame alignment with the 8 kHz signal that is derived from the MCLK PLL, as described below. <br> 0 - Disables the "Sync all Transmit Framers to 8kHz" feature. <br> 1 - Enables the "Sync all Transmit Framers to 8 kHz " feature. <br> Note: This bit is only active if the MCLK PLL is used as the "Timing Source" for the Transmit E1 Framer" blocks. CSS[1:0] of this register allows users to select the transmit source of the framer. |
| 4 | Clock Loss Detect | R/W | 1 | Clock Loss Detect Enable/Disable Select <br> This bit enables a clock loss protection feature for the Framer whenever the recovered line clock is used as the timing source for the transmit section. If the LIU loses clock recovery, the Clock Distribution Block will detect this occurrence and automatically begin to use the internal clock derived from MCLK PLL as the Transmit source, until the LIU is able to regain clock recovery. <br> $0=$ Disables the clock loss protection feature. <br> 1 = Enables the clock loss protection feature. <br> Nоте: This bit needs to be enabled in order to detect the clock loss detection interrupt status (address: Ox0B00, bit 5) |
| 3:2 | Reserved | R/W | 00 | Reserved |

Table 2: Clock Select Register (CSR)
Hex Address: 0x0100

| ВIT | Function | TYPE | Default | Description-Operation |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1:0 | CSS[1:0] | R/W | 01 | Clock Source Select <br> These bits select the timing source for the Transmit E1 Framer block. These bits can also determine the direction of TxSERCLK, TxSYNC, and TxMSYNC in base rate operation mode (2.048MHz Clock mode). In Base Rate (2.048MHz Clock Mode): |  |  |
|  |  |  |  | CSS[1:0] | Transmit Source for the Transmit E1 Framer Block | Direction of TxSERCLK |
|  |  |  |  | 00/11 | Loop Timing Mode <br> The recovered line clock is chosen as the timing source. | Output |
|  |  |  |  | 01 | External Timing Mode <br> The Transmit Serial Input Clock from the TxSERCLK_n input pin is chosen as the timing source. | Input |
|  |  |  |  | 10 | Internal Timing Mode The MCLK PLL is chosen as the timing source. | Output |
|  |  |  |  | Note: TxS dep $0 \times 0$ <br> Notes: In Hig and TXMSYN | NC/TxMSYNC can be programm nding on the setting of SYNC INV 09, bit 4. Please see Register hronization Mux Register (SMR - Ox <br> h-Speed or multiplexed modes, $T_{x}$ C are all configured as INPUTS onI. | as input or output in Register Address Description for the 09). <br> $R C L K, T x S Y N C$, |

XRT86VL30

Table 3: Line Interface Control Register (LICR)
Hex Address: 0x0101

| BIT | Function | TYPE | Default | Description-Operation |
| :---: | :---: | :---: | :---: | :---: |
| 7 | FORCE_LOS | R/W | 0 | Force Transmit LOS (To the Line Side) <br> This bit permits the user to configure the transmit direction circuitry (within the channel) to transmit the LOS pattern to the remote terminal equipment, as described below. <br> 0 - Configures the transmit direction circuitry to transmit "normal" traffic. <br> 1 - Configures the transmit direction circuitry to transmit the LOS Pattern. |
| 6 | SR | R/W | 0 | Single Rail Mode <br> This bit can only be set if the LIU Block is also set to single rail mode. See Register 0x0FE0, bit 7. <br> 0 - Dual Rail <br> 1-Single Rail |
| 5:4 | LB[1:0] | R/W | 00 | Framer Loopback Selection <br> These bits are used to select any of the following loop-back modes for the framer section. For LIU loopback modes, see the LIU configuration registers. |
|  |  |  |  | LB[1:0] Types Of LoopBack Selected |
|  |  |  |  | 00 Normal Mode (No LoopBack) |
|  |  |  |  | 01 Framer Local LoopBack: <br>  When framer local loopback is enabled, the transmit <br> PCM input data is looped back to the receive PCM out-  <br> put data. The receive input data at RTIP/RRING is  <br> ignored while an All Ones Signal is transmitted out to  <br> the line interface.  |
|  |  |  |  | 10 Framer Far-End (Remote) Line LoopBack: <br>  When framer remote loopback is enabled, the digital <br> data enters the framer interface, however does not  <br> enter the framing blocks. The receive digital data from  <br> the LIU is allowed to pass through the LIU Decoder/  <br> Encoder circuitry before returning to the line interface.  |
|  |  |  |  | 11 Framer Payload LoopBack: <br>  When framer payload loopback is enabled, the raw <br> data within the receive time slots are looped back to the  <br> transmit framer block where the data is re-framed  <br> according to the transmit timing.  |
| 3:2 | Reserved | R/W | 0 | Reserved |

Table 3: Line Interface Control Register (LICR)
Hex Address: $0 \times 0101$

| BIt | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
| :---: | :---: | :---: | :---: | :--- |
| 1 | Encode B8ZS | R/W | 0 | Encode AMI or B8ZS/HDB3 Line Code Select <br> This bit enables or disables the B8ZS/HDB3 encoder on the transmit <br> path. <br> $0=$ Enables the B8ZS encoder. <br> $1=$ Disables the B8ZS encoder. <br> NotE: When B8ZS encoder is disabled, AMI line code is used. |
| 0 | Decode AMI/B8ZS | R/W | 0 | Decode AMI or B8ZS/HDB3 Line Code Select <br> This bit enables or disables the B8ZS/HDB3 decoder on the receive <br> path. <br> $0=$ Enables the B8ZS decoder. <br> $1=$ Disables the B8ZS decoder. <br> NoTE: When B8ZS decoder is disabled, AMI line code is received. |

Table 4: General Purpose Input/Output Control Register (GPIOCR)
Hex Address: $0 \times 0102$

| BIT | Function | TYpe | Default | Description-Operation |
| :---: | :---: | :---: | :---: | :---: |
| 7-4 | $\begin{aligned} & \text { GPIO0_3DIR } \\ & \text { GPIO0_2DIR } \\ & \text { GPIO0_1DIR } \\ & \text { GPIO0_0DIR } \end{aligned}$ | R/W | 1111 | GPIOO_3/GPIOO_2/GPIO0_1/GPIO0_0 Direction <br> These bits permit the user to define the General Purpose I/O Pins, GPIO0_3/GPIO0_2/GPIO0_1/GPIO0_0 as either Input pins or Output pins, as described below. <br> 0 - Configures GPIO0_3/GPIO0_2/GPIO0_1/GPIO0_0 to function as input pins. <br> 1 - Configures GPIO0_3/GPIO0_2/GPIO0_1/GPIO0_0 to function as output pins. <br> 1. If GPIOO_3/GPIO0_2/GPIO0_1/GPIOO_0 are configured to function as input pins, then the user can monitor the state of these input pins by reading out the state of Bit 3-0 (GPIO0_3/ GPIO0_2/GPIO0_1/GPIO0_0) within this register. <br> 2. If GPIO0_3/GPIO0_2/GPIO0_1/GPIO0_0 are configured to function as output pins, then the user can control the state of these output pins by writing the appropriate value into Bit 3-0 (GPIO0_3/GPIO0_2/GPIO0_1/GPIO0_0) within this register. |
| 3-0 | $\begin{aligned} & \text { GPIOO_3 } \\ & \text { GPIOO_2 } \\ & \text { GPIOO_1 } \\ & \text { GPIOO_0 } \end{aligned}$ | R/W | 0000 | GPIO0_3/GPIOO_2/GPIOO_1/GPIOO_0 Control <br> The exact function of this bit depends upon whether General Purpose I/ O Pins, GPIO0_3/GPIO0_2/GPIO0_1/GPIO0_0 have been configured to function as input or output pins, as described below. <br> If GPIO0_3/GPIOO_2/GPIOO_1/GPIOO_0 are configured to function as input pins: <br> If GPIO0_3/GPIO0_2/GPIO0_1/GPIO0_0 are configured to function as input pins, then the user can monitor the state of the corresponding input pin by reading out the state of these bits. <br> Note: If GPIOO_3/GPIOO_2/GPIOO_1/GPIOO_0 are configured to function as input pins, then writing to this particular register will have no effect on the state of this pin. <br> If GPIOO_3/GPIOO_2/GPIOO_1/GPIOO_0 are configured to function as output pins: <br> If GPIO0_3/GPIO0_2/GPIO0_1/GPIO0_0 are configured to function as output pins, then the user can control the state of the corresponding output pin by writing the appropriate value to these bits. <br> Nоте: GPIO0_3/GPIO0_2/GPIO0_1/GPIO0_0 can be configured to function as input or output pins, by writing the appropriate value to Bit 7-4 (GPIO0_3DIR/GPIO0_2DIR/GPIO0_1DIR/ GPIOO_ODIR) within this register. |

Table 5: Framing Select Register (FSR)
Hex Address: 0x0107

| BIt | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
| :---: | :--- | :---: | :---: | :--- |
| 7 | G.706 Annex B <br> CRC-4 Calcula- <br> tion Enable | R/W | 0 | G.706 Annex B CRC-4 Calculation Enable <br> This bit configures the E1 Receive Framer Block to be compliant with ITU-T <br> G.706 Annex B for CRC-to-non-CRC interworking detection. If Annex B is <br> enabled, G.706 Annex B CRC-4 multiframe alignment algorithm is imple- <br> mented. If CRC-4 alignment is enabled and not achieved in 400msec while <br> the basic frame alignment signal is present, it is assumed that the remote <br> end is a non CRC-4 equipment. A CRC-to-Non-CRC interworking interrupt <br> will be generated. The CRC-to-Non-CRC interworking interrupt Status can <br> be read from Register Address 0x0B0A. <br> $0-$ Configures the Receive E1 Framer block to NOT support the "G.706 <br> Annex B" CRC-4 Multiframe Alignment algorithm. <br> $1-$ Configures the Receive E1 Framer block to support the "G.706 Annex B"" <br> CRC-4 Multiframe Alignment algorithm. |
| 6 | Transmit CRC-4 <br> Error | R/W | 0 | Transmit CRC-4 Error <br> This bit is used to force a continuous errored CRC pattern in the outbound <br> CRC multiframe to be sent on the transmission line. The Transmit E1 <br> Framer Block will implement this error by inverting the value of CRC bit <br> (C1). <br> $0=$ Disables the Transmit E1 Framer Block to transmit errored CRC bit. <br> $1=$ Forces the Transmit E1 Framer Block to transmit continuous errored |
| CRC bit. |  |  |  |  |
| NoTE: This bit is ignored if CRC multi-Framing is disabled. |  |  |  |  |

XRT86VL30
REV. 1.0.1
SINGLE T1/E1/J1 FRAMER/LIU COMBO - E1 REGISTER DESCRIPTION
Table 5: Framing Select Register (FSR)
Hex Address: $0 \times 0107$

| BIt | Function | TYPE | Default |  | DESCRIPTION-OPERATION |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 5-4 | CAS MF Align Sel[1:0] | R/W | 00 | CAS Multiframe Alignment Declaration Algorithm Select[1:0] <br> These bits allow the user to select which CAS Multiframe Alignment Decla ration algorithm the Receive E1 Framer block will employ, according to the table below. |  |
|  |  |  |  | $\begin{aligned} & \text { CAS MF } \\ & \text { ALIGN } \\ & \text { SeL[1:0] } \end{aligned}$ | CAS Multiframe Alignment Declaration Algorithm Selected |
|  |  |  |  | 00/11 | CAS Multiframe Alignment is Disabled |
|  |  |  |  | 01 | The "16-Frame" Algorithm <br> If this alignment algorithm is selected, then the Receive E1 Framer block will monitor the 16th timeslot of each incoming E1 frame and will declare CAS Multiframe alignment (e.g., clear the Loss of CAS Multiframe" defect) condition; anytime that it detects 15 consecutive E1 frames in which bits 1-4 (of timeslot 16) do not contain the "CAS Multiframe Alignment" pattern; which is immediately followed by an E1 frame that DOES contain the "CAS Multiframe Alignment" pattern. |
|  |  |  |  | 10 | The "2-Frame" (ITU-T G.732) Algorithm <br> If this alignment algorithm is selected, then the Receive E1 Framer block will monitor the 16th timeslot of each incoming E1 frame and will declare CAS Multiframe alignment (e.g., clear the Loss of CAS Multiframe" defect) condition; anytime that it detects a single E1 frame in which bits 1-4 (of timeslot 16) do not contain the "CAS Multiframe Alignment" pattern; which is immediately followed by an E1 frame that DOES contain the "CAS Multiframe Alignment" pattern. |

Note: For information on the criteria that the Receive E1 Framer block uses in order to declare the "Loss of CAS Multiframe" defect condition, please see register description for the Framing Control Register (FCR - address 0x010B)

Table 5: Framing Select Register (FSR)
Hex Address: 0x0107


XRT86VL30
REV. 1.0.1
SINGLE T1/E1/J1 FRAMER/LIU COMBO - E1 REGISTER DESCRIPTION
Table 5: Framing Select Register (FSR)
Hex Address: $0 \times 0107$

| Bit | FUnction | Type | Default | Description-Operation |
| :---: | :--- | :---: | :---: | :--- |
| 0 | FAS Frame Align <br> Sel | R/W | 0 | FAS Alignment Declaration Algorithm Select <br> This bit specifies which algorithm the Receive E1 Framer block uses in its <br> search for the FAS Alignment. <br> $0=$ Selects the FAS Alignment Algorithm 1 <br> $1=$ Selects the FAS Alignment Algorithm 2 <br> FAS Alignment Algorithm 1 <br> If the Receive E1 Framer block has been configured to use "FAS Alignment <br> Algorithm \# 1", then it will acquire FAS alignment by performing the follow- <br> ing three steps: |

Step 1 - The Receive E1 Framer block begins by searching for the correct 7-bit FAS pattern. Go to Step 2 if found.
Step 2 - Check if the FAS is absent in the following frame by verifying that bit 2 of the assumed timeslot 0 of the Non-FAS frame is a one. Go back to Step 1 if failed, otherwise, go to step 3.
Step 3 - Check if the FAS is present in the assumed timeslot 0 of the third frame. Go back to Step 1 if failed.
After the first three steps (if they all passed), the Receive E1 Framer Block will declare FAS in SYNC if Frame Check Sequence (Bit 1 of this register) is disabled. If Frame Check Sequence (Bit 1 of this register) is enabled, then the Receive E1 Framer Block will need to verify the correct frame alignment for an additional two frames.

## FAS Alignment Algorithm 2

If the Receive E1 Framer block has been configured to support "FAS Alignment Algorithm \# 2, then it will perform the following 3 steps in order to acquire and declare FAS Frame Alignment with the incoming E1 datastream. Algorithm 2 is similar to Algorithm 1 but adds a one-frame hold off time after the second step fails. After the second step fails, it waits for the next assumed FAS in the next frame before it begins the new search for the correct FAS pattern.
Step 1 - Algorithm 1 begins by searching for the correct 7-bit FAS pattern. Go to Step 2 if found.
Step 2 - Check if the FAS is absent in the following frame by verifying that bit 2 of the assumed timeslot 0 of the Non-FAS frame is a one. Go back to Step 4 if failed, otherwise, go to step 3.
Step 3 - Check if the FAS is present in the assumed timeslot 0 of the third frame. Go back to Step 1 if failed, otherwise, proceed to check for Frame Check Sequence.
Step 4 - Wait for assumed FAS in the next frame, then go back to Step 1 After the first three steps (if they all passed), the Receive E1 Framer Block will declare FAS in SYNC if Frame Check Sequence (Bit 1 of this register) is disabled. If Frame Check Sequence (Bit 1 of this register) is enabled, then the Receive E1 Framer Block will need to verify the correct frame alignment for an additional two frames.

Table 6: Alarm Generation Register (AGR)
Hex Address: 0x0108

| BIT | Function | TYPE | Default | Description-Operation |
| :---: | :---: | :---: | :---: | :---: |
| 7 | Transmit AUXP Pattern | R/W | 0 | Transmit Auxiliary (AUXP) Pattern <br> This bit permits the user to command the Transmit E1 Framer block to transmit the AUXP Pattern to the remote terminal equipment, as depicted below. <br> 0 - Configures the Transmit E1 Framer block to NOT transmit the AUXP Pattern (which is an unframed, repeating 1010... pattern). <br> 1 - Configures the Transmit E1 Framer block to transmit the AUXP Pattern. The device also supports AUXP pattern detection, please read register (address 0x0B0A) for more detail. |
| 6 | Loss of Frame Declaration Criteria | R/W | 0 | Loss of Frame Declaration Criteria <br> This bit permits the user to select the "Loss of Frame Declaration Criteria" for the Receive E1 Framer block, as depicted below. <br> $0=$ Loss of Frame is declared immediately if either CRC Multiframe Alignment or FAS Alignment is lost. <br> 1 = Loss of Frame is declared immediately if FAS Alignment is lost. If CRC Multiframe Alignment is lost for more than 8ms, E1 receive framer will force a frame search. |
| 5-4 | Transmit YEL And Multi-YEL[1:0] | R/W | 00 | Yellow Alarm and Multiframe Yellow Alarm Generation [1:0] <br> These bits activate or deactivate the transmission of yellow and multiframe yellow alarm. The Yellow alarm and multiframe Yellow alarm can be forced to transmit as'1', or be inserted upon detection of loss of alignment. The decoding of these bits are explained as follows: |
|  |  |  |  | YEL[1:0] Yellow Alarm Transmitted |
|  |  |  |  | $00 / 10$ Yellow Alarm and Multiframe Yellow Alarm transmission <br> is disabled. |
|  |  |  |  | $01 \quad$ Automatic Transmission of Yellow and CAS Multiframe Yellow Alarms are enabled, as described below: <br> 1. Whenever the Receive E1 Framer block declares the LOF (Loss of FAS Framing) defect condition: <br> The corresponding Transmit E1 Framer block will automatically transmit the Yellow Alarm indicator (by setting Bit 3 of Time-Slot 0, within the non-FAS frames) to 1 " whenever (and for the duration that) the Receive E1 Framer block declares the LOF defect condition. <br> 2. Whenever the Receive E1 Framer block declares the "Loss of CAS Multiframe Alignment" defect condition: <br> The corresponding Transmit E1 Framer block will automatically transmit the CAS Multiframe Yellow Alarm indicator (by setting Bit 6 within "Frame 0" of Time-slot 16) to "1" whenever (and for the duration that) the Receive E1 Framer block declares the Loss of CAS Multiframe Defect condition. |
|  |  |  |  | 11 Force Transmission of Yellow and Multiframe Yellow <br> Alarm  <br> Both Yellow and Multiframe Yellow Alarm are transmitted as  <br> '1' when this is enabled.  |

XRT86VL30
REV. 1.0.1
SINGLE T1/E1/J1 FRAMER/LIU COMBO - E1 REGISTER DESCRIPTION
Table 6: Alarm Generation Register (AGR)
Hex Address: 0x0108

| BIt | Function | TYPE | Default |  | Description-Operation |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 3-2 | Transmit AIS Pattern Select[1:0] | R/W | 00 | Types of AIS Pattern Generation Select <br> These bits permit the user to do the following. <br> a. To select the type of AIS Pattern that the Transmit E1 Framer block transmit. <br> b. To force (via Software-control) the transmission of the "selected" AI Pattern. |  |
|  |  |  |  | AISG[1:0] | Types of AIS Pattern Transmitted |
|  |  |  |  | 00 | Transmission of AIS Indicator is Disabled The Transmit E1 Framer block will transmit "normal" E1 traffic to the remote terminal equipment. |
|  |  |  |  | 01 | Unframed AIS alarm <br> Transmit E1 Framer block will transmit an Unframed All Ones Pattern, as an AIS Pattern. |
|  |  |  |  | 10 | The AIS-16 Pattern <br> In this case, Time-slot 16 (within each outbound E1 frame) will be set to an "All Ones" Pattern. |
|  |  |  |  | 11 | Framed AIS alarm <br> Transmit E1 Framer block will transmit a Framed All Ones Pattern, as an AIS Pattern. |

Nоте: For "normal" operation, the user should set these bits to "[0, 0]".
AIS Defect Declaration Criteria[1:0]:
These bits permit the user to specify the types of AIS Patterns that the Receive E1 Framer block must detect before it will declare the AIS defect condition.

| AISD[1:0] | AIS Defect Declaration Criteria |
| :---: | :--- |
| 00 | AIS Defect Condition will NOT be declared. |
| 01 | Receive E1 Framer block will detect both <br> Unframed and Framed AIS pattern |
| 10 | Receive E1 Framer block will detect AIS16 (Time <br> Slot 16 AIS) pattern*. |
| 11 | Receive E1 Framer block will detect only Framed <br> AIS pattern |

Note: In revision C of XRT86VL30, Receive E1 framer will always monitor AIS16 condition and report the state and interrupt status without having to enable these two bits. AIS16 alarm state and interrupt status can be read from register 0x0B12, 0x0B13.


XRT86VL30
REV. 1.0.1
SINGLE T1/E1/J1 FRAMER/LIU COMBO - E1 REGISTER DESCRIPTION
Table 7: Synchronization MUX Register (SMR)
Hex Address: 0x0109

| BIT | Function | TYPE | Default | DESCRIPTION-OPERATION |
| :---: | :---: | :---: | :---: | :---: |
| 4 | Transmit Frame Sync Select | R/W | 0 | Transmit Frame Sync Select <br> This bit permits the user to configure the System-Side Terminal Equipment or the E1 Transmit Framer to dictate whenever the Transmit E1 Framer block will initiate its generation and transmission of the very next E1 frame. If the system side controls, then all of the following will be true. <br> 1. The corresponding TxSync_n and TxMSync_n pins will function as input pins. <br> 2. The Transmit E1 Framer block will initiate its generation of a new E1 frame whenever it samples the corresponding "TxSync_n" input pin "high" (via the TxSerClk_n input clock signal). <br> 3. The Transmit E1 Framer block will initiate its generation of a new CRC Multiframe whenever it samples the corresponding <br> "TxMSync_n" input pin "high". <br> This bit can also be used to select the direction of the transmit single frame boundary (TxSYNC) and multi-frame boundary (TxMSYNC) depending on whether TxSERCLK is chosen as the timing source for the transmit section of the framer. (CSS[1:0] = 01 in register $0 \times 0100$ ) <br> If TxSERCLK is chosen as the timing source: <br> $0=$ Configures TxSYNC and TxMSYNC as inputs. (System Side Controls) <br> 1 = Configures TxSYNC and TxMSYNC as outputs. (Chip Controls) If either Recovered Line Clock, MCLK PLL is chosen as the timing source: <br> 0 = Configures TxSYNC and TxMSYNC as outputs. (Chip Controls) <br> 1 = Configures TxSYNC and TxMSYNC as inputs. (System Side Controls) <br> Note: TxSERCLK is chosen as the transmit clock if CSS[1:0] of the Clock Select Register (Register Address: 0x0100) is set to b01. Recovered Clock is chosen as the transmit clock if CSS[1:0] is set to b00 or b11; Internal Clock is chosen as the transmit clock if CSS[1:0] is set to b10. |
| 3-2 | Data Link Source Select [1:0] | R/W | 00 | Data Link Source Select <br> These bits are used to specify the source of the Data Link bits that will be inserted in the outbound E1 frames. The table below describes the three different sources from which the Data Link bits can be inserted. |
|  |  |  |  | DLSRC[1:0] Source of Data Link bits |
|  |  |  |  | $00 / 11$ TxSER Input - The transmit serial input from the <br> transmit payload data input block will be the <br> source for data link bits |
|  |  |  |  | 01 Transmit HDLC Controller - The Transmit HDLC <br> Controller will generate either BOS (Bit Oriented <br> Signaling) or MOS (Message Oriented Signaling) <br> messages which will be inserted into the Data Link <br> bits in the outbound E1frames. |
|  |  |  |  | 10 TxOH Input - The Transmit Overhead data Input <br> Port will be the source for the Data Link bits. |


| BIt | Function | TYPE | Default | Description-Operation |
| :---: | :---: | :---: | :---: | :---: |
| 1 | CRC-4 Bits Source Sel | R/W | 0 | CRC-4 Bits Source Select <br> This bit permits the user to specify the source of the CRC-4 bits, within the outbound E1 data-stream, as depicted below. <br> 0 - Configures the Transmit E1 Framer block to internally compute and insert the CRC-4 bits within the outbound E1 data-stream. <br> 1 - Configures the Transmit E1 Framer block to externally accept data from the TxSer_n input pin, and to insert this data into the CRC4 bits within the outbound E1 data-stream. <br> Nоте: This bit is ignored if CRC Multiframe Alignment is disabled |
| 0 | Framing Alignment Pattern Source Select | R/W | 0 | Framing Alignment Pattern Source Select <br> This bit permits the user to specify the source of the various "Framing Alignment" bits (which includes the FAS bits, the CRC Multiframe Alignment bits, the E and A bits). <br> 0 - Configures the Transmit E1 Framer block to internally generate and insert these various framing alignment bits into the outbound E1 data-stream. <br> 1 - Configures the Transmit E1 Framer block to externally accept data from the TxSer_n input pin, and to insert this data into the FAS, CRC Multiframe, E and A bits within the outbound E1 data-stream. <br> NотE: Users can specify the source for E-bits in register bits 6-7 within this register if Transmit E1 Framer is configured to internally generate the various framing alignment bits (i.e. this bit set to'0'). |

XRT86VL30
REV. 1.0.1
SINGLE T1/E1/J1 FRAMER/LIU COMBO - E1 REGISTER DESCRIPTION
Table 8: Transmit Signaling and Data Link Select Register (TSDLSR)
Hex Address:0x010A

| BIt | Function | TYPE | Default | DESCRIPTION-OPERATION |
| :---: | :---: | :---: | :---: | :---: |
| 7 | TxSa8ENB | R/W | 0 | Transmit Sa8 Enable <br> This bit specifies if the Sa8 bits (bit 7 within timeslot 0 of non-FAS frames) will be involved in the transmission of Data Link Information. <br> $0=$ Sa8 will NOT be used to transport Data Link Information. Sa8 bits will be set to " 1 " within the outbound E1 data-stream if the Sa8 bits are inserted from the transmit serial input. <br> 1 = Sa8 WILL be used to transport Data Link Information. <br> Nоте: Sa8 bits can be inserted from either the transmit serial input or register depending on the Transmit SA Select Register (Register Address: 0x0130) setting. The data link interface uses Sa8 bits for transmission only if Data Link source is from HDLC controller (DLSRC = b01 from Register 0x0109) and if Sa8 bits are inserted from the transmit serial input (TxSa8SEL = 0 from Register 0x0130). |
| 6 | TxSa7ENB | R/W | 0 | Transmit Sa7 Enable <br> This bit specifies if the Sa7 bits (bit 6 within timeslot 0 of non-FAS frames) will be involved in the transmission of Data Link Information. <br> $0=\mathrm{Sa} 7$ will NOT be used to transport Data Link Information. Sa 7 bits will be set to " 1 " within the outbound E1 data-stream if the Sa7 bits are inserted from the transmit serial input. <br> 1 = Sa7 WILL be used to transport Data Link Information. <br> Nоте: Sa7 bits can be inserted from either the transmit serial input or register depending on the Transmit SA Select Register (Register Address: $0 \times 0130)$ setting. The data link interface uses Sa8 bits for transmission only if Data Link source is from HDLC controller (DLSRC = b01 from Register 0x0109) and if Sa7 bits are inserted from the transmit serial input (TxSa7SEL = 0 from Register 0x0130). |
| 5 | TxSa6ENB | R/W | 0 | Transmit Sa6 Enable <br> This bit specifies if the Sa6 bits (bit 5 within timeslot 0 of non-FAS frames) will be involved in the transmission of Data Link Information. <br> $0=\mathrm{Sa}$ will NOT be used to transport Data Link Information. Sa6 bits will be set to " 1 " within the outbound E1 data-stream if the Sa6 bits are inserted from the transmit serial input. <br> 1 = Sa6 WILL be used to transport Data Link Information. <br> NотE: Sa6 bits can be inserted from either the transmit serial input or register depending on the Transmit SA Select Register (Register Address: 0x0130) setting. The data link interface uses Sa6 bits for transmission only if Data Link source is from HDLC controller (DLSRC = b01 from Register 0x0109) and if Sa6 bits are inserted from the transmit serial input (TxSa6SEL = 0 from Register 0x0130). |
| 4 | TxSa5ENB | R/W | 0 | Transmit Sa5 Enable <br> This bit specifies if the Sa5 bits (bit 4 within timeslot 0 of non-FAS frames) will be involved in the transmission of Data Link Information. <br> $0=\mathrm{Sa} 5$ will NOT be used to transport Data Link Information. Sa5 bits will be set to " 1 " within the outbound E1 data-stream if the Sa5 bits are inserted from the transmit serial input. <br> 1 = Sa5 WILL be used to transport Data Link Information. <br> Sa5 bits can be inserted from either the transmit serial input or register depending on the Transmit SA Select Register (Register Address: 0x0130) setting. The data link interface uses Sa5 bits for transmission only if Data Link source is from HDLC controller (DLSRC = b01 from Register 0x0109) and if Sa5 bits are inserted from the transmit serial input ( $T x$ Sa5SEL $=0$ from Register 0x0130). |

Table 8: Transmit Signaling and Data Link Select Register (TSDLSR)

| Bit | Function | Type | Default | Description-Operation |
| :---: | :---: | :---: | :---: | :--- |
| 3 | TxSa4ENB | R/W | 0 | Transmit Sa4 Enable <br> This bit specifies if the Sa4 bits (bit 3 within timeslot 0 of non-FAS frames) will be <br> involved in the transmission of Data Link Information. |
| $0=$ Sa4 will NOT be used to transport Data Link Information. Sa4 bits will be set to |  |  |  |  |
| "1" within the outbound E1 data-stream if the Sa4 bits are inserted from the trans- |  |  |  |  |
| mit serial input. |  |  |  |  |
| $1=$ Sa4 WILL be used to transport Data Link Information. |  |  |  |  |
| Sa4 bits can be inserted from either the transmit serial input or register depending |  |  |  |  |
| on the Transmit SA Select Register (Register Address: Ox0130) setting. The data |  |  |  |  |
| link interface uses Sa4 bits for transmission only if Data Link source is from HDLC |  |  |  |  |
| controller (DLSRC = b01 from Register Ox0109) and if Sa4 bits are inserted from |  |  |  |  |
| the transmit serial input (TxSa5SEL = ofrom Register Ox0130). |  |  |  |  |

XRT86VL30
REV. 1.0.1
SINGLE T1/E1/J1 FRAMER/LIU COMBO - E1 REGISTER DESCRIPTION
Table 8: Transmit Signaling and Data Link Select Register (TSDLSR)
Hex Address:0x010A

| BIt | Function | TYPE | Default |  |  | ESCRIPTION- | Operation |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 2-0 | TxSIGDL[2:0] | R/W | 000 | Transmit Signaling and Data Link Select[2:0]: <br> These bits are used to specify the source for D/E channel, National Bits in timeslot 0 of the non-FAS frames, and Timeslot 16 of the outbound E1 frames. The table below presents the settings of these three bits in detail. |  |  |  |
|  |  |  |  | $\begin{gathered} \text { TxSIGDL } \\ {[2: 0]} \end{gathered}$ | Source of D/E Channel | Source of <br> National Bits | Source of TimeSlot 16 |
|  |  |  |  | 000 | TxFrTD_n or TxSer_n input pin | Data link | TxSer_n input pin |
|  |  |  |  | 001 | TxFrTD_n or TxSer_n input pin | Data link | CAS signaling is enabled. Time Slot 16 can be inserted from any of the following: <br> - TxSer_n input pin <br> - TSCR Register (0x0340-0x035F) <br> - TxOH_n input pin on time slot 16 only <br> - TxSIG_n input pin on every slot |
|  |  |  |  | 010 | TxFrTD_n or TxSer_n input pin | Forced to All Ones | TxSER_n input pin or TxSIG_n input pin on time slot 16 only |
|  |  |  |  | 011 | TxFrTD_n or TxSer_n input pin | Forced to All Ones | CAS signaling is enabled. Time Slot 16 can be inserted from any of the following: <br> - TxSer_n input pin <br> - TSCR Register (0x0340-0x035F) <br> - TxOH_n input pin on time slot 16 only <br> - TxSIG_n input pin on every slot |
|  |  |  |  | 100 | TxSIG_n or TxSer_n input pin | Data link | TxSer_n input pin |
|  |  |  |  | $\begin{aligned} & \hline 101 / \\ & 110 / \end{aligned}$ | Not Used | Not Used | Not Used |

Table 9: Framing Control Register (FCR)
Hex Address: 0x010B

| BIT | Function | TYPE | Default | Description-Operation |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 7 | Reframe | R/W | 0 | A '0' to '1' transition will force the Receive E1 Framer to restart the synchronization process. This bit field is automatically cleared (set to 0 ) after frame synchronization is reached. |  |
| 6-5 | Loss of CAS MF Align_Sel [1:0] | R/W | 10 | Loss of CAS Multiframe Alignment Defect Declaration Criteria Select [1:0] <br> These two bits permit the user to select the "Loss of CAS Multiframe Alignment" defect declaration criteria. Loss of CAS Multiframe Alignment defect is declared based on the number of consecutive CAS multiframes with Multiframe Alignment signal received in error as indicated in the table below. |  |
|  |  |  |  | CASC[1:0] | Loss of CAS Multiframe Alignment Declaration Criteria |
|  |  |  |  | 00 | 2 consecutive CAS Multiframes |
|  |  |  |  | 01 | 3 consecutive CAS Multiframes |
|  |  |  |  | 10 | 4 consecutive CAS Multiframes |
|  |  |  |  | 11 | 8 consecutive CAS Multiframes |
|  |  |  |  | Note: These bits are active only if CAS Multiframe Alignment is enabled. |  |
| 4-3 | Loss of CRC Multiframe Align_Sel[1:0] | R/W | 00 | Loss of CRC-4 Multiframe Alignment Defect Declaration Criteria Select [1:0] <br> These two bits permit the user to select the "Loss of CRC-4 Multiframe Alignment" defect declaration criteria for the Channel. The following table presents the different CRC-4 Multiframe Algorithms in terms of the number of consecutive erred CRC-4 multiframe alignments that the E1 Receiver Framer will receive before it declares the "Loss of CRC-4 Multiframe Alignment" defect condition. |  |
|  |  |  |  |  |  |
|  |  |  |  | CRCC[1:0] | Loss of CRC-4 Multiframe Alignment Declaration Criteria |
|  |  |  |  | 00 | 4 consecutive CRC-4 Multiframes Alignment |
|  |  |  |  | 01 | 2 consecutive CRC-4 Multiframes Alignment |
|  |  |  |  | 10 | 8 consecutive CRC-4 Multiframes Alignment |
|  |  |  |  | 11 | If TBR-4 Standard is Enabled*: <br> 4 consecutive CRC-4 Multiframe Alignment or 915 or more CRC-4 errors <br> If TBR-4 Standard is Disabled*: <br> 915 or more CRC-4 errors |

Note: These bits are only active if CRC Multiframe Alignment is enabled. If CRC multiframe alignment is not found in 8 ms , the E1 receive framer will restart the synchronization process.
Note: TBR-4 standard is enabled by writing to 0x0112, bit 6 .

XRT86VL30
SINGLE T1/E1/J1 FRAMER/LIU COMBO - E1 REGISTER DESCRIPTION
Table 9: Framing Control Register (FCR)
Hex Address: 0x010B

| BIT | Function | TYpe | Default | Description-Operation |
| :---: | :---: | :---: | :---: | :---: |
| 2-0 | FASC [2:0] | R/W | 011 | Loss of FAS Alignment Defect Declaration Criteria Select [2:0] <br> These bits permit the user to specify the Loss of FAS Alignment defect declaration criteria. The following table presents the different FAS Alignment Algorithms in terms of the number of consecutive erred FAS patterns within a multiframe that the E1 Receiver Framer will receive |
|  |  |  |  | FASC[2:0] ${ }^{\text {L }}$ Loss of FAS Alignment Declaration Criteria |
|  |  |  |  | 000 Setting these bits to 'b000' is illegal. Do not use <br> this configuration. |
|  |  |  |  | 001 1 FAS Alignment pattern |
|  |  |  |  | 010 2 consecutive FAS Alignment patterns |
|  |  |  |  | 011 3 consecutive FAS Alignment patterns |
|  |  |  |  | 100 4 consecutive FAS Alignment patterns |
|  |  |  |  | 101 5 consecutive FAS Alignment patterns |
|  |  |  |  | 110 6 consecutive FAS Alignment patterns |
|  |  |  |  | 11177 consecutive FAS Alignment patterns |
|  |  |  |  | Note: Loss of FAS alignment will force the E1 receive framer to declare the loss of CAS multiframe alignment and loss of CRC multiframe alignment. |

Table 10: Receive Signaling \& Data Link Select Register (RSDLSR)
Hex Address: 0x010C

| BIT | Function | TYPE | Default | Description-Operation |
| :---: | :---: | :---: | :---: | :---: |
| 7 | RxSa8ENB | R/W | 0 | Receive Sa8 Enable <br> This bit is used to specify whether or not Sa 8 (bit 7 within timeslot 0 of non-FAS frames) will be used to receive data link information <br> $0=$ Sa8 is not used to receive data link information <br> 1 = Sa8 is used to receive data link information <br> Note: This bit is valid only if the RxSIGDL[2:0] = "000", "001", or "100". (The National bits have been configured to receive data link bits). |
| 6 | RxSa7ENB | R/W | 0 | Receive Sa7 Enable <br> This bit is used to specify whether or not Sa 7 (bit 6 within timeslot 0 of non-FAS frames) will be used to receive data link information <br> $0=\mathrm{Sa} 7$ is not used to receive data link information <br> $1=\mathrm{Sa} 7$ is used to receive data link information <br> Note: This bit is valid only if the RxSIGDL[2:0] = "000", "001", or "100". (The National bits have been configured to receive data link bits). |
| 5 | RxSa6ENB | R/W | 0 | Receive Sa6 Enable <br> This bit is used to specify whether or not Sa 6 (bit 5 within timeslot 0 of non-FAS frames) will be used to receive data link information <br> $0=$ Sa6 is not used to receive data link information <br> 1 = Sa6 is used to receive data link information <br> Note: This bit is valid only if the RxSIGDL[2:0] = "000", "001", or "100". (The National bits have been configured to receive data link bits). |
| 4 | RxSa5ENB | R/W | 0 | Receive Sa5 Enable <br> This bit is used to specify whether or not Sa 5 (bit 4 within timeslot 0 of non-FAS frames) will be used to receive data link information <br> $0=\mathrm{Sa} 5$ is not used to receive data link information <br> $1=\mathrm{Sa} 5$ is used to receive data link information <br> Note: This bit is valid only if the RxSIGDL[2:0] = "000", "001", or "100". (The National bits have been configured to receive data link bits). |
| 3 | RxSa4ENB | R/W | 0 | Receive Sa4 Enable <br> This bit is used to specify whether or not Sa 4 (bit 3 within timeslot 0 of non-FAS frames) will be used to receive data link information <br> $0=\mathrm{Sa} 4$ is not used to receive data link information <br> $1=\mathrm{Sa} 4$ is used to receive data link information <br> Note: This bit is valid only if the RxSIGDL[2:0] = "000", "001", or "100". (The National bits have been configured to receive data link bits). |

XRT86VL30
REV. 1.0.1
SINGLE T1/E1/J1 FRAMER/LIU COMBO - E1 REGISTER DESCRIPTION
Table 10: Receive Signaling \& Data Link Select Register (RSDLSR)
Hex Address: 0x010C

| BIT | Function | TYPE | Default | Description-Operation |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 2-0 | RxSIGDL[2:0] | R/W | 000 | Receive Signaling and Datalink Select[2:0]: <br> These bits specify the destination for the data that is to be extracted via $D / E$ channel, National Bits in timeslot 0 of the non-FAS frames, and Timeslot 16 in the outbound frames. The table below presents the settings of these three RxSIGDL bits in detail. |  |  |  |
|  |  |  |  | $\begin{gathered} \text { RxSIGDL } \\ {[2: 0]} \end{gathered}$ | D/E Channel | National Bits | Time Slot 16 |
|  |  |  |  | 000 | RxFrTD_n or the RxSer_n output pin | Data Link | RxSER_n output pin |
|  |  |  |  | 001 | RxFrTD_n or the RxSer_n output pin | Data Link | CAS signaling is enabled. Time Slot 16 can be extracted to any of the following: <br> - RxSer_n output pin <br> - RSAR Register (0x0500-0x051F) <br> - RxOH_n output pin on time slot 16 only <br> - RxSIG_n output pin on every time slot |
|  |  |  |  | 010 | RxFrTD_n or the RxSer_n output pin | Data Link forced to All Ones | Time Slot 16 can be extracted to any of the following: <br> - RxSer_n output pin <br> - RSAR Register (0x0500-0x051F) <br> - RxOH_n output pin on time slot 16 only <br> - RxSIG_n output pin on time slot 16 only |
|  |  |  |  | 011 | RxFrTD_n or the RxSer_n output pin | Data Link forced to All Ones | CAS signaling is enabled. Time Slot 16 can be extracted to any of the following: <br> - RxSer_n output pin <br> - RSAR Register (0x0500-0x051F) <br> - RxOH_n output pin on time slot 16 only <br> RxSIG_n output pin on every time slot |
|  |  |  |  | 100 | RxSIG_n or the RxSer_n output pin | Data Link | RxSER_n output pin |
|  |  |  |  | $\begin{gathered} 101 / 110 / \\ 111 \end{gathered}$ | Not Used | Not Used | Not Used |

Table 11: Receive Signaling Change Register 0 (RSCR 0)
Hex Address: 0x010D

| BIT | Function | TYPE | Default | Description-Operation |
| :---: | :---: | :---: | :---: | :---: |
| 7 | Ch. 0 | RUR | 0 | These bits indicate whether the Channel Associated signaling data, associated with Time-Slots 0 through 7 within the incoming E1 datastream, has changed since the last read of this register, as depicted below. <br> 0 - CAS data (for Time-slots 0 through 7) has NOT changed since the last read of this register. <br> 1 - CAS data (for Time-slots 0 through 7) HAS changed since the last read of this register. <br> Notes: 1. Bit 7 (Time-Slot 0) is NOT active, since it carries the FAS and National Bits. <br> Note: 2. This register is only active if the incoming E1 data-stream is using Channel Associated Signaling. |
| 6 | Ch. 1 | RUR | 0 |  |
| 5 | Ch. 2 | RUR | 0 |  |
| 4 | Ch. 3 | RUR | 0 |  |
| 3 | Ch. 4 | RUR | 0 |  |
| 2 | Ch. 5 | RUR | 0 |  |
| 1 | Ch. 6 | RUR | 0 |  |
| 0 | Ch. 7 | RUR | 0 |  |

Table 12: Receive Signaling Change Register 1 (RSCR 1)
Hex Address: 0x010E

| BIt | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |  |
| :---: | :--- | :---: | :---: | :--- | :--- |
| 7 | Ch. 8 | RUR | 0 | $\begin{array}{l}\text { These bits indicate whether the Channel Associated signaling data, } \\ \text { associated with Time-Slots } 8 \text { through } 15 \text { within the incoming E1 data- } \\ \text { stream, has changed since the last read of this register, as depicted }\end{array}$ |  |
| 6 | Ch. 9 | RUR | 0 | RUR | 0 |
| below. |  |  |  |  |  |
| 0 - CAS data (for Time-slots 8 through 15) has NOT changed since the |  |  |  |  |  |
| last read of this register. |  |  |  |  |  |$]$

Table 13: Receive Signaling Change Register 2 (RSCR 2)
Hex Address: 0x010F

| ВIt | Function | TYPE | Default | Description-Operation |
| :---: | :---: | :---: | :---: | :---: |
| 7 | Ch. 16 | RUR | 0 | These bits indicate whether the Channel Associated signaling data, associated with Time-Slots 16 through 23 within the incoming E1 datastream, has changed since the last read of this register, as depicted below. <br> 0 - CAS data (for Time-slots 16 through 23) has NOT changed since the last read of this register. <br> 1 - CAS data (for Time-slots 16 through 23) HAS changed since the last read of this register. <br> Note: This register is only active if the incoming E1 data-stream is using Channel Associated Signaling. |
| 6 | Ch. 17 | RUR | 0 |  |
| 5 | Ch. 18 | RUR | 0 |  |
| 4 | Ch. 19 | RUR | 0 |  |
| 3 | Ch. 20 | RUR | 0 |  |
| 2 | Ch. 21 | RUR | 0 |  |
| 1 | Ch. 22 | RUR | 0 |  |
| 0 | Ch. 23 | RUR | 0 |  |

Table 14: Receive Signaling Change Register 3 (RSCR 3)
Hex Address: $0 \times 0110$

| Віт | FUNCTION | TYPE | Default | Description-Operation |
| :---: | :---: | :---: | :---: | :---: |
| 7 | Ch. 24 | RUR | 0 | These bits indicate whether the Channel Associated signaling data, associated with Time-Slots 24 through 31 within the incoming E1 data-stream, has changed since the last read of this register, as depicted below. <br> 0 - CAS data (for Time-slots 24 through 31) has NOT changed since the last read of this register. <br> 1 - CAS data (for Time-slots 24 through 31) HAS changed since the last read of this register. <br> Note: This register is only active if the incoming E1 data-stream is using Channel Associated Signaling. |
| 6 | Ch. 25 | RUR | 0 |  |
| 5 | Ch. 26 | RUR | 0 |  |
| 4 | Ch. 27 | RUR | 0 |  |
| 3 | Ch. 28 | RUR | 0 |  |
| 2 | Ch. 29 | RUR | 0 |  |
| 1 | Ch. 30 | RUR | 0 |  |
| 0 | Ch. 31 | RUR | 0 |  |

Table 15: Receive National Bits Register (RNBR)
Hex Address: $0 \times 0111$

| BIT | Function | TYpE | Default | Description-Operation |
| :---: | :---: | :---: | :---: | :---: |
| 7 | Si_FAS | RO | X | Received International Bit - FAS Frame <br> This Read Only bit contains the value of the International Bit (e.g., the Si bit) in the most recently received FAS frame. |
| 6 | Si_nonFAS | RO | x | Received International Bit - Non FAS Frame <br> This Read Only bit contains the value of the International Bit (e.g., the Si bit) in the most recently received non-FAS frame |
| 5 | R_ALARM | RO | x | Received A bit - Non FAS Frame <br> This Read Only bit contains the value in the Remote Alarm Indication bit (A bit, or bit 3 of non-FAS frame) within the most recently received non-FAS frame. |
| 4 | Sa4 | RO | x | Received National Bits |
| 3 | Sa5 | RO | x | These Read Only bits contain the values of the National bits (Sa4Sa8) within the most recently received non-FAS frame. |
| 2 | Sa6 | RO | x |  |
| 1 | Sa7 | RO | x |  |
| 0 | Sa8 | RO | X |  |

Table 16: Receive Extra Bits Register (REBR)
Hex Address: 0x0112

| BIT | Function | TYPE | Default | Description-Operation |
| :---: | :---: | :---: | :---: | :---: |
| 7 | In-Frame | RO | 0 | In Frame State: <br> This READ-ONLY bit indicates whether the Receive E1 Framer block is currently declaring the "In-Frame" condition with the incoming E1 datastream. <br> 0 - Indicates that the Receive E1 Framer block is currently declaring the LOF (Loss of Frame) Defect condition. <br> 1 - Indicates that the Receive E1 Framer block is currently declaring itself to be in the "In-Frame" condition. |
| 6 | TBR4_Std | R/W | 0 | TBR4 Standard <br> Setting this bit will force the XRT86VL30 to be compliant with the TBR-4 standard for "Loss of CRC-4 Multiframe Alignment Criteria". <br> 0 - Backward compatible with XRT86L38 for Loss of CRC-4 Multiframe Criteria. When CRCC[1:0] (from register 0x010B) is set to'11', Loss of CRC-4 Multiframe Alignment will declare if 915 or more CRC-4 errors have been detected in 1 second. <br> 1 - "TBR-4 Compliant" Loss of CRC-4 Multiframe Alignment Criteria When CRCC[1:0] (from register 0x010B) is set to'11', Loss of CRC-4 Multiframe Alignment will declare if 4 consecutive CRC-4 Multiframe Alignment have been received in error OR if 915 or more CRC-4 errors have been detected in 1 second. |
| 5-4 | Reserved | - | - | Reserved |
| 3 | EX1 | RO | X | Extra Bit 1 <br> This READ ONLY bit field indicates the value of the most recently received Extra Bit value (bit 5 within timeslot 16 of frame 0 of the signaling multiframe). <br> Note: This bit only has meaning if the framer is using Channel Associated Signaling. |
| 2 | ALARMFE | RO | x | CAS Multi-Frame Yellow Alarm <br> This READ ONLY bit field indicates the value of the most recently received CAS Multiframe Yellow Alarm Bit (bit 6 within timeslot 16 of frame 0 of the signaling multiframe). <br> $0=$ Indicates that the E1 receive framer block is NOT receiving the CAS Multiframe Yellow Alarm. <br> 1 = Indicates that the E1 receive framer block is currently receiving the CAS Multiframe Yellow Alarm. <br> Note: This bit only has meaning if the framer is using Channel Associated Signaling. |

Table 16: Receive Extra Bits Register (REBR)
Hex Address: $0 \times 0112$

| BIT | Function | TYPE | Default | DESCRIPTION-OPERATION |
| :---: | :---: | :---: | :---: | :---: |
| 1 | EX2 | RO | X | Extra Bit 2 <br> This READ ONLY bit field indicates the value of the most recently received Extra Bit value (bit 7 within timeslot 16 of frame 0 of the signaling multiframe). <br> Note: This bit only has meaning if the framer is using Channel Associated Signaling. |
| 0 | EX3 | RO | X | Extra Bit 3 <br> This READ ONLY bit field indicates the value of the most recently received Extra Bit value (bit 8 within timeslot 16 of frame 0 of the signaling multiframe). <br> Note: This bit only has meaning if the framer is using Channel Associated Signaling. |

Table 17: Data Link Control Register (DLCR1)
Hex Address: $0 \times 0113$

| BIT | Function | TYPE | Default | DESCRIPTION-OPERATION |
| :---: | :---: | :---: | :---: | :---: |
| 7 | Reserved | - | - | Reserved. Please set this bit to'0' for normal operation. |
| 6 | MOS ABORT Disable | R/W | 0 | MOS ABORT Disable: <br> This bit permits the user to either enable or disable the "Automatic MOS ABORT" feature within Transmit HDLC Controller \# 1. If the user enables this feature, then Transmit HDLC Controller block \# 1 will automatically transmit the ABORT Sequence (e.g., a zero followed by a string of 7 consecutive " 1 s ") whenever it abruptly transitions from transmitting a MOS type of message, to transmitting a BOS type of message. <br> If the user disables this feature, then the Transmit HDLC Controller Block \# 1 will NOT transmit the ABORT sequence, whenever it abruptly transitions from transmitting a MOS-type of message to transmitting a BOS-type of message. <br> 0 - Enables the "Automatic MOS Abort" feature <br> 1 - Disables the "Automatic MOS Abort" feature |
| 5 | Rx_FCS_DIS | R/W | 0 | Receive Frame Check Sequence (FCS) Verification Enable/Disable <br> This bit permits the user to configure the Receive HDLC Controller Block \# 1 to compute and verify the FCS value within each incoming LAPD message frame. <br> 0 - Enables FCS Verification <br> 1 - Disables FCS Verification |
| 4 | AutoRx | R/W | 0 | Auto Receive LAPD Message <br> This bit configures the Receive HDLC Controller Block \#1 to discard any incoming BOS or LAPD Message frame that exactly match which is currently stored in the Receive HDLC1 buffer. <br> 0 = Disables this "AUTO DISCARD" feature <br> 1 = Enables this "AUTO DISCARD" feature. |
| 3 | Tx_ABORT | R/W | 0 | Transmit ABORT <br> This bit configures the Transmit HDLC Controller Block \#1 to transmit an ABORT sequence (string of 7 or more consecutive 1's) to the Remote terminal. <br> 0 - Configures the Transmit HDLC Controller Block \# 1 to function normally (e.g., not transmit the ABORT sequence). <br> 1 - Configures the Transmit HDLC Controller block \# 1 to transmit the ABORT Sequence. |

Table 17: Data Link Control Register (DLCR1)
Hex Address: $0 \times 0113$

| BIt | FUNCTION | TYPE | DeFAULT | DESCRIPTION-OPERATION |
| :---: | :--- | :---: | :---: | :--- |
| 2 | Tx_IDLE |  | R/W | 0 |

Table 18: Transmit Data Link Byte Count Register (TDLBCR1)
Hex Address: 0x0114

| BIT | Function | TYPE | Default | DESCRIPTION-OpERATION |
| :---: | :---: | :---: | :---: | :---: |
| 7 | TxHDLC1 BUFAvail/ BUFSel | R/W | 0 | Transmit HDLC1 Buffer Available/Buffer Select <br> This bit has different functions, depending upon whether the user is writing to or reading from this register, as depicted below. <br> If the user is writing data into this register bit: <br> 0 - Configures the Transmit HDLC1 Controller to read out and transmit the data, residing within "Transmit HDLC1 Buffer \# 0", via the Data Link channel to the remote terminal equipment. <br> 1 - Configures the Transmit HDLC1 Controller to read out and transmit the data, residing within the "Transmit HDLC1 Buffer \#1", via the Data Link channel to the remote terminal equipment. <br> If the user is reading data from this register bit: <br> 0 - Indicates that "Transmit HDLC1 Buffer \# 0" is the next available buffer. In this case, if the user wishes to write in the contents of a new "outbound" Data Link Message into the Transmit HDLC1 Message Buffer, he/she should proceed to write this message into "Transmit HDLC1 Buffer \# 0" - Address location: 0x0600. <br> 1 - Indicates that "Transmit HDLC1 Buffer \# 1" is the next available buffer. In this case, if the user wishes to write in the contents of a new "outbound" Data Link Message into the Transmit HDLC1 Message Buffer, he/she should proceed to write this message into "Transmit HDLC1 Buffer \# 1" - Address location: 0x0700. <br> Note: If one of these Transmit HDLC1 buffers contain a message which has yet to be completely read-in and processed for transmission by the Transmit HDLC1 controller, then this bit will automatically reflect the value corresponding to the next available buffer when it is read. Changing this bit to the inuse buffer is not permitted. |
| 6-0 | TDLBC[6:0] | R/W | 0000000 | Transmit HDLC1 Message - Byte Count <br> The exact function of these bits depends on whether the Transmit HDLC 1 Controller is configured to transmit MOS or BOS messages to the Remote Terminal Equipment. <br> In BOS MODE: <br> These bit fields contain the number of repetitions the BOS message must be transmitted before the Transmit HDLC1 controller generates the Transmit End of Transfer (TxEOT) interrupt and halts transmission. If these fields are set to 00000000 , then the BOS message will be transmitted for an indefinite number of times. <br> In MOS MODE: <br> These bit fields contain the length, in number of octets, of the message to be transmitted. The length of MOS message specified in these bits include header bytes such as the SAPI, TEI, Control field, however, it does not include the FCS bytes. |

Table 19: Receive Data Link Byte Count Register (RDLBCR1)
Hex Address: 0x0115

| BIT | Function | TYpE | Default | Description-Operation |
| :---: | :---: | :---: | :---: | :---: |
| 7 | RBUFPTR | R/W | 0 | Receive HDLC1 Buffer-Pointer <br> This bit Identifies which Receive HDLC1 buffer contains the most recently received HDLC1 message. <br> 0 - Indicates that Receive HDLC1 Buffer \# 0 contains the contents of the most recently received HDLC message. <br> 1 - Indicates that Receive HDLC1 Buffer \# 1 contains the contents of the most recently received HDLC message. |
| 6-0 | RDLBC[6:0] | R/W | 0000000 | Receive HDLC Message - byte count <br> The exact function of these bits depends on whether the Receive HDLC Controller Block \#1 is configured to receive MOS or BOS messages. <br> In BOS Mode: <br> These seven bits contain the number of repetitions the BOS message must be received before the Receive HDLC1 controller generates the Receive End of Transfer (RxEOT) interrupt. If these bits are set to "0000000", the message will be received indefinitely and no Receive End of Transfer (RxEOT) interrupt will be generated. <br> In MOS Mode: <br> These seven bits contain the size in bytes of the HDLC1 message that has been received and written into the Receive HDLC buffer. The length of MOS message shown in these bits include header bytes such as the SAPI, TEI, Control field, AND the FCS bytes. |

Table 20: Slip Buffer Control Register (SBCR)
Hex Address: $0 \times 0116$

| ВIt | Function | TYPE | Default | Description-Operation |
| :---: | :---: | :---: | :---: | :---: |
| 7 | TxSB_ISFIFO | R/W | 0 | Transmit Slip Buffer Mode <br> This bit permits the user to configure the Transmit Slip Buffer to function as either "Slip-Buffer" Mode, or as a "FIFO", as depicted below. <br> 0 - Configures the Transmit Slip Buffer to function as a "Slip-Buffer". <br> 1 - Configures the Transmit Slip Buffer to function as a "FIFO". <br> NотE: Transmit slip buffer is only used in high-speed or multiplexed mode where TxSERCLKn must be configured as inputs only. Users must make sure that the "Transmit Direction" timing (i.e. TxMSYNC) and the TxSerClk input clock signal are synchronous to prevent any transmit slips from occurring. <br> Note: The data latency is dictated by FIFO Latency in the FIFO Latency Register (register 0x0117). |
| 6-5 | Reserved | - | - | Reserved |
| 4 | SB_FORCESF | R/W | 0 | Force Signaling Freeze <br> This bit permits the user to freeze any signaling update on the RxSIGn output pin as well as the Receive Signaling Array Register -RSAR ( $0 \times 0500-0 \times 051 \mathrm{~F}$ ) until this bit is cleared. <br> $0=$ Signaling on RxSIG and RSAR is updated immediately. <br> 1 = Signaling on RxSIG and RSAR is not updated until this bit is set to ' 0 '. |
| 3 | SB_SFENB | R/W | 0 | Signal Freeze Enable Upon Buffer Slips <br> This bit enables signaling freeze for one multiframe after the receive buffer slips. <br> If signaling freeze is enabled, then the "Receive Channel" will freeze all signaling updates on RxSIG pin and RSAR ( $0 \times 0500-0 \times 051 \mathrm{~F}$ ) for at least "one-multiframe" period, after a "slip-event" has been detected within the "Receive Slip Buffer". <br> 0 = Disables signaling freeze for one multi-frame after receive buffer slips. <br> 1 = Enables signaling freeze for one multi-frame after receive buffer slips. |
| 2 | SB_SDIR | R/W | 1 | Slip Buffer (RxSync) Direction Select <br> This bit permits user to select the direction of the receive frame boundary (RxSYNC) signal if the receive buffer is enabled. (i.e. SB_ENB[1:0] = 01 or 10). If slip buffer is bypassed, RxSYNC is always an output pin. <br> $0=$ Selects the RxSync signal as an output <br> 1 = Selects the RxSync signal as an input |

Table 20: Slip Buffer Control Register (SBCR)
Hex Address: $0 \times 0116$

| BIt | Function | TYPE | Default | Description-Operation |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1-0 | SB_ENB[1:0] | R/W | 01 | Receive Slip Buffer Mode Select <br> These bits select modes of operation for the receive slip buffer. These two bits also select the direction of RxSERCLK and RxSYNC in base clock rate $(2.048 \mathrm{MHz})$. The following table shows the corresponding slip buffer modes as well as the direction of the RxSYNC/RxSERCLK according to the setting of these two bits. |  |  |  |
|  |  |  |  | $\begin{array}{\|c\|} \hline \text { SB_ENB } \\ {[1: 0]} \end{array}$ | Receive Slip Buffer Mode Select | Direction of RxSERCLK | Direction of RxSYNC |
|  |  |  |  | 00/11 | Receive Slip Buffer is bypassed | Output | Output |
|  |  |  |  | 01 | Slip Buffer Mode | Input | Depends on the setting of SB_SDIR (bit 2 of this register) <br> If SB_SDIR = 0: RxSYNC = Output <br> If SB_SDIR = 1 : <br> RxSYNC = Input |
|  |  |  |  | 10 | FIFO Mode. <br> FIFO data latency can be programmed by the 'FIFO Latency Register' (Address = 0x0117). | Input | Depends on the setting of SB_SDIR (bit 2 of this register) If SB_SDIR = 0: RxSYNC = Output If SB_SDIR = 1 : RxSYNC = Input |

Note: If the user configures the Receive Slip Buffer to operate in the "FIFO Mode", then the user must make sure that the RxSerClk input pin is synchronized to the Recovered Clock signal for this particular channel.

Table 21: FIFO Latency Register (FFOLR)
Hex Address: $0 \times 0117$

| BIt | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
| :---: | :--- | :---: | :---: | :--- | :--- |
| $7-5$ | Reserved | - | - | Reserved |
| $4-0$ | Rx Slip Buffer FIFO <br> Latency[4:0] | R/W | 00100 | Receive Slip Buffer FIFO Latency[4:0]: <br> These bits permit the user to specify the "Receive Data" Latency (in <br> terms of RxSerClk_n clock periods), whenever the Receive Slip <br> Buffer has been configured to operate in the "FIFO" Mode. <br> Note: These bits are only active if the Receive Slip Buffer has been <br> configured to operate in the FIFO Mode. |

Table 22: DMA 0 (Write) Configuration Register (DOWCR)
Hex Address: $0 \times 0118$

| ВIT | Function | TYPE | Default | DESCRIPTION-OPERATION |
| :---: | :---: | :---: | :---: | :---: |
| 7 | DMA0 RST | R/W | 0 | DMA_0 Reset <br> This bit resets the transmit DMA (Write) channel 0. <br> $0=$ Normal operation. <br> 1 = A zero to one transition resets the transmit DMA (Write) channel 0. |
| 6 | DMAO ENB | R/W | 0 | DMA_0 Enable <br> This bit enables the transmit DMA_0 (Write) interface. After a transmit DMA is enabled, DMA transfers are only requested when the transmit buffer status bits indicate that there is space for a complete message or cell. <br> The DMA write channel is used by the external DMA controller to transfer data from the external memory to the HDLC buffers within the E1 Framer. The DMA Write cycle starts by E1 Framer asserting the DMA Request ( $\overline{\mathrm{REQO}}$ ) 'low', then the external DMA controller should drive the DMA Acknowledge ( $\overline{\mathrm{ACKO}})$ 'low' to indicate that it is ready to start the transfer. The external DMA controller should place new data on the Microprocessor data bus each time the Write Signal is Strobed low if the $\overline{W R}$ is configured as a Write Strobe. If $\overline{W R}$ is configured as a direction signal, then the external DMA controller would place new data on the Microprocessor data bus each time the Read Signal (RD) is Strobed low. <br> 0 = Disables the transmit DMA_0 (Write) interface <br> 1 = Enables the transmit DMA_0 (Write) interface |
| 5 | WR TYPE | R/W | 0 | Write Type Select <br> This bit selects the function of the $\overline{W R}$ signal. $0=\overline{W R}$ functions as a direction signal (indicates whether the current bus cycle is a read or write operation) and $\overline{\mathrm{RD}}$ functions as a data strobe signal. <br> $1=\overline{\mathrm{WR}}$ functions as a write strobe signal |
| 4-3 | Reserved | - | - | Reserved |
| 2 | DMA0_CHAN(2) | R/W | 0 | Channel Select |
| 1 | DMAO_CHAN(1) | R/W | 0 | These three bits select which T/E1 channel within the XRT86VL30 uses the Transmit DMA_0 (Write) interface. |
| 0 | DMAO_CHAN(0) | R/W | 0 | $\begin{aligned} & 000=\text { Channel } 0 \\ & 001=\text { Reserved } \\ & 001=\text { Channel } 2 \\ & 011=\text { Reserved } \\ & 1 x x=\text { Reserved } \end{aligned}$ |

Table 23: dMA 1 (Read) Configuration Register (D1RCR)
Hex Address: $0 \times 0119$

| Віт | Function | TYPE | Default | Description-OpEration |
| :---: | :---: | :---: | :---: | :---: |
| 7-6 | Reserved | - | - | Reserved |
| 7 | DMA1 RST | R/W | 0 | DMA_1 Reset <br> This bit resets the Receive DMA (Read) Channel 1 <br> $0=$ Normal operation. <br> 1 = A zero to one transition resets the Receive DMA (Read) channel 1. |
| 6 | DMA1 ENB | R/W | 0 | DMA1_ENB <br> This bit enables the Receive DMA_1 (Read) interface. After a receive DMA is enabled, DMA transfers are only requested when the receive cell buffer contains a complete message or cell. <br> The DMA read channel is used by the E1 Framer to transfer data from the HDLC buffers within the E1 Framer to external memory. The DMA Read cycle starts by E1 Framer asserting the DMA Request ( $\overline{\mathrm{REQ}}$ ) 'low', then the external DMA controller should drive the DMA Acknowledge ( $\overline{\mathrm{ACK} 1)}$ 'low' to indicate that it is ready to receive the data. The E1 Framer should place new data on the Microprocessor data bus each time the Read Signal is Strobed low if the RD is configured as a Read Strobe. If $\overline{\mathrm{RD}}$ is configured as a direction signal, then the E1 Framer would place new data on the Microprocessor data bus each time the Write Signal (WR) is Strobed low. <br> $0=$ Disables the DMA_1 (Read) interface <br> 1 = Enables the DMA_1 (Read) interface |
| 5 | RD TYPE | R/W | 0 | READ Type Select <br> This bit selects the function of the $\overline{\mathrm{RD}}$ signal. <br> $0=\overline{\mathrm{RD}}$ functions as a Read Strobe signal <br> $1=\overline{\mathrm{RD}}$ acts as a direction signal (indicates whether the current bus cycle is a read or write operation), and $\overline{\mathrm{WR}}$ works as a data strobe. |
| 4-3 | Reserved | - | - | Reserved |
| 2 | DMA1_CHAN(2) | R/W | 0 | Channel Select |
| 1 | DMA1_CHAN(1) | R/W | 0 | These three bits select which T/E1 channel within the chip uses the Receive DMA_1 (Read) interface. |
| 0 | DMA1_CHAN(0) | R/W | 0 | $\begin{aligned} & 000=\text { Channel } 0 \\ & 001=\text { Reserved } \\ & 001=\text { Channel } 2 \\ & 011=\text { Reserved } \\ & 1 x x=\text { Reserved } \end{aligned}$ |

Table 24: Interrupt Control Register (ICR)
Hex Address: 0x011A

| BIt | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OpERATION |
| :---: | :--- | :---: | :---: | :--- |
| $7-3$ | Reserved | - | - | Reserved |
| 2 | INT_WC_RUR | R/W | 0 | Interrupt Write-to-Clear or Reset-upon-Read Select <br> This bit configures all Interrupt Status bits to be either Reset Upon <br> Read or Write-to-Clear <br> $0=$ Configures all Interrupt Status bits to be Reset Upon Read <br> (RUR). <br> $1=$ Configures all Interrupt Status bits to be Write-to-Clear (WC). |
| 1 | ENBCLR | R/W | 0 | Interrupt Enable Auto Clear <br> This bit configures all interrupt enable bits to clear or not clear after <br> reading the interrupt status bit. <br> $0=$ Configures all Interrupt Enable bits to not cleared after reading <br> the interrupt status bit. The corresponding Interrupt Enable bit will <br> stay 'high' after reading the interrupt status bit. <br> $1=$ Configures all interrupt Enable bits to clear after reading the <br> interrupt status bit. The corresponding interrupt enable bit will be set <br> to 'low' after reading the interrupt status bit. |
| 0 | INTRUP_ENB | R/W | 0 | Interrupt Enable for Framer_n <br> This bit enables the entire E1 Framer Block for Interrupt Generation. <br> $0=$ Disables the E1 framer block for Interrupt Generation <br> $1=$ Enables the E1 framer block for Interrupt Generation |

Table 25: LAPD Select Register (LAPDSR)
Hex Address: 0x011B

| Bit | FUNCTION | TYPE | DefaULT | DESCRIPTION-OPERATION |
| :---: | :--- | :---: | :---: | :--- |
| $[7: 2]$ | Reserved | - | - | Reserved |
| $[1: 0]$ | HDLC Controller <br> Select[1:0] | R/W | 0 | HDLC Controller Select[1:0]: <br> These bits permit the user to select any of the three (3) HDLC Con- <br> trollers that he/she will use within this particular channel, as <br> depicted below. <br> $00 \& 11-$ Selects HDLC Controller \# 1 <br> $01-$ Selects HDLC Controller \# 2 <br> $10-$ Selects HDLC Controller \# 3 |

Table 26: Performance Report Control Register (PRCR)
Hex Address: 0x011D

| Bit | FUnction | TyPE | Default | Description-Operation |
| :---: | :--- | :---: | :---: | :--- |
| 7 | Reserved | - | - | For T1 mode only |
| 6 | RLOS_OUT_ENB | R/W | 1 | RLOS Output Enable: <br> This bit is used to enable or disable the Receive LOS (RLOS_n) out- <br> put pins. <br> $0-$ Disables the RLOS output pin. <br> $1-$ Enables the RLOS output pin. |
| $5-0$ | Reserved | - | - | Reserved. |

Table 27: Gapped Clock Control Register (GCCR)
Hex Address: 0x011E

| Bit | Function | TYPE | Default | Description-Operation |
| :---: | :--- | :---: | :---: | :--- |$|$| 7 | FrOutclk |
| :--- | :--- |

Table 28: Transmit Interface Control Register (TICR)
Hex Address:0x0120

| BIT | Function | TYPE | Default | Description-Operation |
| :---: | :---: | :---: | :---: | :---: |
| 7 | TxSyncFrD | R/W | 0 | Transmit Synchronous fraction data interface <br> This bit selects whether TxCHCLK or TxSERCLK will be used for fractional data input if the transmit fractional interface is enabled. If TxSERCLK is selected to clock in fractional data input, TxCHCLK will be used as an enable signal <br> $0=$ Fractional data Is clocked into the chip using TxChCLK if the transmit fractional data interface is enabled. <br> 1 = Fractional data is clocked into the chip using TxSerCIk if the transmit fractional data interface is enabled. TxChClk is used as fractional data enable. <br> Note: The Time Slot Identifier Pins (TxChn[4:0]) still indicates the time slot number if the transmit fractional data interface is not enabled. Fractional Interface can be enabled by setting TxFr2048 to 1 |
| 6 | Reserved | - | - | Reserved |
| 5 | TxPLCIkEnb | R/W | 0 | Transmit payload clock enable <br> This bit configures the E1 framer to output a regular clock or a payload clock on the transmit serial clock (TxSERCLK) pin when TxSERCLK is configured to be an output. <br> $0=$ Configures the framer to output a 2.048 MHz clock on the TxSERCLK pin when TxSERCLK is configured as an output. <br> 1 = Configures the framer to output a 2.048 MHz clock on the TxSERCLK pin when transmitting payload bits. There will be gaps on the TxSERCLK output pin when transmitting overhead bits. |
| 4 | TxFr2048 | R/W | 0 | Transmit Fractional/Signaling Interface Enabled <br> This bit is used to enable or disable the transmit fractional data interface, signaling input, as well as the 32 MHz transmit clock and the transmit overhead Signal output. This bit only functions when the device is configured in non-high speed or multiplexed modes of operations. <br> If the device is configured in base rate: <br> $0=$ Configures the 5 time slot identifier pins (TxChn[4:0]) to output the channel number as usual. <br> 1 = Configures the 5 time slot identifier pins (TxChn[4:0]) into the following different functions: <br> TxChn[0] becomes the Transmit Serial SIgnaling pin (TxSIG_n) for signaling inputs. Signaling data can now be input from the TxSIG pin if configured appropriately. <br> TxChn[1] becomes the Transmit Fractional Data Input pin (TxFrTD_n) for fractional data input. Fractional data can now be input from the TxFrTD pin if configured appropriately. <br> TxChn[2] becomes the 32 MHz transmit clock output <br> TxChn[3] becomes the Transmit Overhead Signal which pulses high on the first bit of each multi-frame. <br> Note: This bit has no function in the high speed or multiplexed modes of operation. In high-speed or multiplexed modes, TxCHN[0] functions as TxSIGn for signaling input. |

EXAR
Powering Connectivity

Table 28: Transmit Interface Control Register (ticr)
Hex Address:0x0120

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
| :---: | :--- | :---: | :---: | :--- |
| 3 | TxICLKINV | R/W | 0 | Transmit Clock Inversion (Backplane Interface) <br> This bit selects whether data transition will happen on the rising or fall- <br> ing edge of the transmit clock. <br> $0=$ Selects data transition happen on the rising edge of the transmit <br> clocks. <br> $1=$ Selects data transition happen on the falling edge of the transmit <br> clocks. <br> Note: This feature is only available for base rate configuration (i.e. <br> non-highspeed, or non-multiplexed modes). |
| 2 | TxMUXEN | R/W | 0 | Transmit Multiplexed Mode Enable <br> This bit enables or disables the multiplexed mode on the transmit side. <br> When multiplexed mode is enable, four-channel data from the back- <br> plane interface are multiplexed onto one serial stream and output to the <br> line side. The backplane speed will be running at 16.384MHz once mul- <br> tiplexed mode is enabled. <br> $0=$ Disables the multiplexed mode. <br> $1=$ Enables the multiplexed mode. |

Table 28: Transmit Interface Control Register (TICR)
Hex Address:0x0120

| BIt | FUNCTION | TYPE | DEFAULT |  | DESCRIPTION-OPERATION |
| :---: | :--- | :---: | :---: | :--- | :--- | :--- |

Table 28: Transmit Interface Control Register (ticr)
Hex Address:0x0120

| BIT | Function | TYPE | Default | Description-Operation |
| :---: | :---: | :---: | :---: | :---: |
| 1-0 | TxIMODE[1:0] | R/W | 0 | (Continued): <br> Table 30: Transmit Interface Speed when Multiplexed Mode is Enabled (TxMUXEN = 1) |
|  |  |  |  | TxIMODE[1:0] $\quad$ Transmit Interface Speed |
|  |  |  |  | $00 \quad$ Reserved |
|  |  |  |  | 16.384MHz Bit Multiplexed Mode: <br> The transmit interface is taking four-channel multiplexed data at a rate of $16.384 \mathrm{Mbit} / \mathrm{s}$ from channel 0 and bit-demultiplexing the serial data into 4 channels and output to the line on channels 0 through 3. The TxSYNC signal pulses "High" during the first bit of each E1 frame. |
|  |  |  |  | HMVIP High-Speed Multiplexed Mode Enabled: <br> Transmit interface is taking four-channel multiplexed data at a rate of $16.384 \mathrm{Mbit} / \mathrm{s}$ from channel 0 and byte-demultiplexing the serial data into 4 channels and output to the line on channels 0 through 3. The TxSYNC signal pulses "High" during the last two bits of the previous E1 frame and the first two bits of the current E1 frame. |
|  |  |  |  | H. 100 High-Speed Multiplexed Mode Enabled: <br> Transmit interface is taking four-channel multiplexed data at a rate of $16.384 \mathrm{Mbit} / \mathrm{s}$ from channel 0 and byte-demultiplexing the serial data into 4 channels and output to the line on channels 0 through 3. The TxSYNC signal pulses "High" during the last bit of the previous E1 frame and the first bit of the current E1 frame. |
|  |  |  |  | Transmit Backplane interface signals include: <br> TxSERCLK is an input clock at 2.048 MHz <br> TxMSYNC will become the high speed input clock at 16.384 MHz to input high-speed multiplexed data on the back-plane interface <br> TxSYNC is the single multiplexed frame boundary <br> TxSER is the high-speed data input <br> Note: In high speed mode, transmit data is sampled on the rising edge of the 16 MHz clock edge. |

Table 31: PRBS Control And Status Register 0 (PRBSCSR0)
Hex Address: 0x0121

| BIT | Function | TYPE | Default | Description-Operation |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 3 | BERT_Switch | R/W | 0 | BERT Switch <br> This bit enables or disables the BERT switch function within the XRT86VL30 device. <br> By enabling the BERT switch function, BERT functionality will be switched between the receive and transmit framer. E1 Receive framer will generate the BERT pattern and insert it onto the receive backplane interface, and E1 Transmit Framer will be monitoring the transmit backplane interface for BERT pattern and declare BERT LOCK if BERT has locked onto the input pattern. <br> If BERT switch is disabled, E1 Transmit framer will generate the BERT pattern to the line interface and the receive framer will be monitoring the line for BERT pattern and declare BERT LOCK if BERT has locked onto the input pattern. <br> 0 = Disables the BERT Switch Feature. <br> 1 = Enables the BERT Switch Feature. |  |
| 2 | BER[1] | R/W | 0 | Bit Error Rate <br> This bit is used to insert BERT bit error at the rates presented at the table below. The exact function of this bit depends on whether BERT switch function is enabled or not. (bit 3 within this register). If the BERT switch function is disabled, bit error will be inserted by the E1 transmit framer out to the line interface if this bit is enabled. If the BERT switch function is enabled, bit error will be inserted by the E1 receive framer out to the receive backplane interface if this bit is enabled. |  |
| 1 | BER[0] | R/W | 0 |  |  |
|  |  |  |  | BER[1:0] | BIT ERROR RATE |
|  |  |  |  | 00 | Disable Bit Error insertion to the transmit output or receive backplane interface |
|  |  |  |  | 01 | Bit Error is inserted to the transmit output or receive backplane interface at a rate of $1 / 1000$ (one out of one Thousand) |
|  |  |  |  | 10 | Bit Error is inserted to the transmit output or receive backplane interface at a rate of 1/ $1,000,000$ (one out of one million) |
|  |  |  |  | 11 | Disable Bit Error insertion to the transmit output or receive backplane interface |

EXAR
Powering Connectivity
table 31: PRBS Control And Status Register 0 (PRBSCSR0)
Hex Address: $0 \times 0121$

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
| :---: | :--- | :---: | :---: | :--- |
| 0 | UnFramedBERT | R/W | 0 | Unframed BERT Pattern <br> This bit enables or disables unframed BERT pattern generation (i.e. <br> All timeslots and framing bits are all BERT data). The exact function <br> of this bit depends on whether BERT switch function is enabled or <br> not. (bit 3 within this register). <br> If BERT switch function is disabled, E1 Transmit Framer will gener- <br> ate an unframed BERT pattern to the line side if this bit is enabled. <br> If BERT switch function is enabled, E1 Receive Framer will generate <br> an unframed BERT pattern to the receive backplane interface if this <br> bit is enabled. <br> 0-Enables an unframed BERT pattern generation to the line inter- <br> face or to the receive backplane interface <br> $1-$ Disables an unframed BERT pattern generation to the line inter- <br> face or to the receive backplane interface |

Table 32: Receive Interface Control Register (RICR)
Hex Address: 0x0122

| ВIt | Function | TYPE | Default | Description-Operation |
| :---: | :---: | :---: | :---: | :---: |
| 7 | RxSyncFrD | R/W | 0 | Receive Synchronous fraction data interface <br> This bit selects whether RxCHCLK or RxSERCLK will be used for fractional data output if receive fractional interface is enabled. If RxSERCLK is selected to clock out fractional data, RxCHCLK will be used as an enable signal $0=$ Fractional data Is clocked out of the chip using RxChCLK if the receive fractional interface is enabled. <br> 1 = Fractional data is clocked out of the chip using RxSerClk if the receive fractional interface is enabled. RxChClk is used as fractional data enable. <br> Note: The Time Slot Identifier Pins (RxChn[4:0]) still indicates the time slot number if the receive fractional data interface is not enabled. Fractional Interface can be enabled by setting RxFr2048 to 1 |
| 6 | Reserved | - | - | Reserved |
| 5 | RxPLClkEnb | R/W | 0 | Receive payload clock enable <br> This bit configures the E1 framer to either output a regular clock or a payload clock on the receive serial clock (RxSERCLK) pin when RxSERCLK is configured to be an output. <br> $0=$ Configures the framer to output a 2.048 MHz clock on the RxSERCLK pin when RxSERCLK is configured as an output. <br> 1 = Configures the framer to output a 2.048 MHz clock on the RxSERCLK pin when receiving payload bits. There will be gaps on the RxSERCLK output pin when receiving overhead bits. |
| 4 | RxFr2048 | R/W | 0 | Receive Fractional/Signaling Interface Enabled <br> This bit is used to enable or disable the receive fractional output interface, receive signaling output, the serial channel number output, as well as the 8 kHz and the received recovered clock output. This bit only functions when the device is configured in non-high speed or multiplexed modes of operations. <br> If the device is configured in base rate: <br> $0=$ configure the 5 time slot identifier pins (RxChn[4:0]) to output the channel number in parallel as usual. <br> 1 = configure the 5 time slot identifier pins (RxChn[4:0]) into the following different functions: <br> RxChn[0] becomes the Receive Serial Slgnaling output pin (RxSIG_n) for signaling outputs. Signaling data can now be output to the RxSIG pin if configured appropriately. <br> RxChn[1] becomes the Receive Fractional Data Output pin (RxFrTD_n) for fractional data output. Fractional data can now be output to the RxFrTD pin if configured appropriately. <br> RxChn[2] outputs the serial channel number <br> RxChn[3] outputs an 8 kHz clock signal. <br> RxCHN[4] outputs the received recovered clock signal (2.048MHz for E1) <br> Note: This bit has no function in the high speed or multiplexed modes of operation. In high-speed or multiplexed modes, RxCHN[0] outputs the Signaling data and RxCHN[4] outputs the recovered clock. |


| BIt | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
| :---: | :--- | :---: | :---: | :--- | :--- |
| 3 | RxICLKINV | N/A | 0 | Receive Clock Inversion (Backplane Interface) <br> This bit selects whether data transition will happen on the rising or falling edge <br> of the receive clock. <br> $0=$ Selects data transition happen on the rising edge of the receive clocks. <br> $1=$ Selects data transition happen on the falling edge of the receive clocks. <br> NotE: This feature is only available for base rate configuration (i.e. non- <br> highspeed, or non-multiplexed modes). |
| 2 | RxMUXEN | R/W | 0 | Receive Multiplexed Mode Enable <br> This bit enables or disables the multiplexed mode on the receive side. When <br> multiplexed mode is enable, four channels data from the line side are multi- <br> plexed onto one serial stream and output to the back-plane interface on <br> RxSER. The backplane speed will become 16.384MHz once multiplexed <br> mode is enabled. <br> $0=$ Disables the multiplexed mode. <br> $1=$ Enables the multiplexed mode. |

Table 32: Receive Interface Control Register (RICR)
Hex Address: $0 \times 0122$

| Віт | Function | TYPE | Default |  | Description-Operation |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | RxIMODE[1] | R/W | 0 | Receive Interface Mode Selection |  |
| 0 | RxIMODE[0] | R/W | 0 | This bit determines the receive interface speed. The exact function of these two bits depends on whether Receive Multiplexed mode is enabled or disabled. Table 33 and Table 34 shows the functions of these two bits for nonmultiplexed and multiplexed modes.: <br> Table 33: Receive Interface Speed When Multiplexed Mode is Disabled (TxMUXEN = 0) |  |
|  |  |  |  | RxIMODE[1:0] | Receive Interface Speed |
|  |  |  |  | 00 | 2.048Mbit/s. (Base Rate Mode) <br> Receive backplane interface signals include: <br> RxSERCLK is an input or output clock at 2.048 MHz <br> RxSYNC is an input or output signal which indicates the receive singe frame boundary <br> RxSER is the base-rate data output |
|  |  |  |  | 01 | 2.048Mbit/s (High-speed MVIP Mode) <br> Receive Backplane Interface signals include: <br> RxSERCLK is an input clock at 2.048 MHz <br> RxSYNC is an input signal which indicates the receive singe frame boundary <br> RxSER is the high-speed data output |
|  |  |  |  | 10 | 4.096Mbit/s High-speed Mode: <br> Receive Backplane Interface signals include: <br> RxSERCLK is an input clock at 4.096 MHz <br> RxSYNC is an input signal which indicates the receive singe frame boundary <br> RxSER is the high-speed data output |
|  |  |  |  | 11 | 8.192Mbit/s High-speed Mode: <br> Receive Backplane Interface signals include: <br> RxSERCLK is an input clock at 8.192MHz <br> RxSYNC is an input signal which indicates the receive singe frame boundary <br> RxSER is the high-speed data output |

Table 32: Receive Interface Control Register (RICR)
Hex Address: 0x0122

| BIt | Function | TYPE | Default | DESCRIPTION-OPERATION |
| :---: | :---: | :---: | :---: | :---: |
| 1-0 | RxIMODE | R/W | 0 | (Continued): <br> Table 34: Receive Interface Speed when Multiplexed Mode is Enabled (TxMUXEN = 1) |
|  |  |  |  | TxIMODE[1:0] Transmit Interface Speed |
|  |  |  |  | $00 \times 2 \mathrm{Reserved}$ |
|  |  |  |  | $01 \quad$16.384MHz Bit-Multiplexed Mode <br> Receive interface is taking data from the four LIU input <br> channels 0 through 3 and byte-multiplexing the four- <br> channel data into one 16.384MHz serial stream and out- <br> put to channel 0 of the Receive Serial Output (RxSER). <br> The RxSYNC signal pulses "High" during the framing bit <br> of each E1 frame. |
|  |  |  |  | 10 HMVIP High-Speed Multiplexed Mode: $\quad$Receive interface is taking data from the four LIU input <br> channels 0 through 3 and byte-multiplexing the four- <br> channel data into one 16.384MHz serial stream and out- <br> put to channel 0 of the Receive Serial Output (RxSER). <br> The RxSYNC signal pulses "High" during the last two <br> bits of the previous E1 frame and the first two bits of the <br> current E1 frame. |
|  |  |  |  | H. 100 High-Speed Multiplexed Mode: <br> Receive interface is taking data from the four LIU input channels 0 through 3 and byte-multiplexing the fourchannel data into one 16.384 MHz serial stream and output to channel 0 of the Receive Serial Output (RxSER). The RxSYNC signal pulses "High" during the last bit of the previous E1 frame and the first bit of the current E1 frame. |
|  |  |  |  | Receive Backplane Interface signals include: <br> RxSERCLK is an input clock at 16.384 MHz <br> RxSYNC is an input signal which indicates the multiplexed frame boundary. <br> The length of RxSYNC depends on the multiplexed mode selected. <br> RxSER is the high-speed data output <br> Note: In high speed mode, receive data is clocked out on the rising edge of the 16 MHz clock edge. |

Table 35: PRBS Control and Status Register 1 (PRBSCSR1)
Hex Address: 0x0123

| BIT | Function | TYPE | Default | Description-Operation |
| :---: | :---: | :---: | :---: | :---: |
| 7 | PRBSTyp | R/W | 0 | PRBS Pattern Type <br> This bit selects the type of PRBS pattern that the E1 Transmit/ Receive framer will generate or detect. PRBS $15\left(X^{15}+X^{14}+1\right)$ Polynomial or QRTS (Quasi-Random Test Signal) Pattern can be generated by the transmit or receive framer depending on whether PRBS switch function is enabled or not (bit 3 in register 0x0121). If the PRBS Switch function is disabled, E1 transmit framer will generate either PRBS 15 or QRTS pattern and output to the line interface. PRBS 15 or QRTS pattern depends on the setting of this bit. If the PRBS Switch function is enabled, E1 receive framer will generate either PRBS 15 or QRTS pattern and output to the receive back plane interface. PRBS 15 or QRTS pattern depends on the setting of this bit. <br> $0=$ Enables the PRBS $15\left(X^{15}+X^{14}+1\right)$ Polynomial generation. 1 = Enables the QRTS (Quasi-Random Test Signal) pattern generation. |
| 6 | ERRORIns | R/W | 0 | Error Insertion <br> This bit is used to insert a single BERT error to the transmit or receive output depending on whether BERT switch function is enabled or not. (bit 3 in register 0x0121). <br> If the BERT Switch function is disabled, E1 transmit framer will insert a single BERT error and output to the line interface if this bit is enabled. <br> If the BERT Switch function is enabled, E1 receive framer will insert a single BERT error and output to the receive back plane interface if this bit is enabled. <br> A ' 0 ' to ' 1 ' transition will cause one output bit inverted in the BERT stream. <br> This bit only works if BERT generation is enabled. |
| 5 | DATAInv | R/W | 0 | BERT Data Invert: <br> This bit inverts the Transmit BERT output data and the Receive BERT input data. The exact function of this bit depends on whether BERT switch function is enabled or not. (bit 3 in register 0x0121). If the BERT Switch function is disabled and if this bit is enabled, E1 transmit framer will invert the BERT data before it outputs to the line interface, and the E1 receive framer will invert the incoming BERT data before it receives it. <br> If the BERT Switch function and this bit are both enabled, E1 receive framer will invert the BERT data before it outputs to the line interface, and the E1 transmit framer will invert the incoming BERT data before it receives it. <br> 0 - Transmit and Receive Framer will not invert the Transmit BERT and Receive BERT data. <br> 1 - Transmit and Receive Framer will invert the Transmit BERT and Receive BERT data. |

XRT86VL30
REV. 1.0.1
SINGLE T1/E1/J1 FRAMER/LIU COMBO - E1 REGISTER DESCRIPTION
Table 35: PRBS Control and Status Register 1 (PRBSCSR1)
Hex Address: $0 \times 0123$

| BIT | Function | TYPE | Default | DESCRIPTION-OPERATION |
| :---: | :---: | :---: | :---: | :---: |
| 4 | RxBERTLock | RO | 0 | Lock Status <br> This READ ONLY bit field indicates whether or not the Receive or Transmit BERT lock has obtained. The exact function of this bit depends on whether BERT switch function is enabled or not. (bit 3 in register 0x0121). <br> If the BERT Switch function is disabled, E1 receive framer will declare LOCK if BERT has locked onto the input pattern. <br> If the BERT Switch function is disabled, E1 transmit framer will declare LOCK if BERT has locked onto the input pattern. <br> 0 = Indicates the Receive BERT has not Locked onto the input patterns. <br> 1 = Indicates the Receive BERT has locked onto the input patterns. |
| 3 | RxBERTEnb | R/W | 0 | Receive BERT Detection/Generation Enable <br> This bit enables or disables the receive BERT pattern detection or generation. The exact function of this bit depends on whether BERT switch function is enabled or not. (bit 3 in register 0x0121). <br> If the BERT switch function is disabled and if this bit is enabled, E1 Receive Framer will detect the incoming BERT pattern from the line side and declare BERT lock if incoming data locks onto the BERT pattern. <br> If the BERT switch function and this bit are both enabled, E1 Transmit Framer will detect the incoming BERT pattern from the transmit backplane interface and declare BERT lock if incoming data locks onto the BERT pattern. <br> $0=$ Disables the Receive BERT pattern detection. <br> 1 - Enables the Receive BERT pattern detection. |
| 2 | TxBERTEnb | R/W | 0 | Transmit BERT Generation Enable <br> This bit enables or disables the Transmit BERT pattern generator. The exact function of this bit depends on whether BERT switch function is enabled or not. (bit 3 in register 0x0121). <br> If BERT switch function is disabled, E1 Transmit Framer will generate the BERT pattern to the line side if this bit is enabled. <br> If BERT switch function is enabled, E1 Receive Framer will generate the BERT pattern to the receive backplane interface if this bit is enabled. <br> 0 = Disables the Transmit BERT pattern generator. <br> 1 - Enables the Transmit BERT pattern generator. |
| 1 | RxBypass | R/W | 0 | Receive Framer Bypass <br> This bit enables or disables the Receive E1 Framer bypass. 0 = Disables the Receive E1 framer Bypass. <br> 1 - Enables the Receive E1 Framer Bypass |
| 0 | TxBypass | R/W | 0 | Transmit Framer Bypass <br> This bit enables or disables the Transmit E1 Framer bypass. 0 = Disables the Transmit E1 framer Bypass. <br> 1 - Enables the Transmit E1 Framer Bypass |

Table 36: Loopback Code Control Register (LCCR)
Hex Address: 0x0124

| Bit | Function | Type | Default | Description-Operation |
| :---: | :---: | :---: | :---: | :--- |
| $7-0$ | Reserved | - | - | For T1 mode only |

Table 37: Transmit Loopback Coder Register (TLCR)
Hex Address: 0x0125

| Bit | FUnCtion | TyPE | DEFAULT | DESCRIPTION-OPERATION |
| :---: | :---: | :---: | :---: | :--- |
| $7-0$ | Reserved | - | - | For T1 mode only |

Table 38: Receive Loopback Activation Code Register (RLACR)
Hex Address: $0 \times 0126$

| Bit | Function | Type | Default | Description-Operation |
| :---: | :---: | :---: | :---: | :--- |
| $7-0$ | Reserved |  |  | For T1 mode only |

Table 39: Receive Loopback Deactivation Code Register (RLDCR)
Hex Address: 0x0127

| Bit | Function | Type | Default | Description-Operation |
| :---: | :---: | :---: | :---: | :--- |
| $7-0$ | Reserved |  |  | For T1 mode only |

Table 40: Defect Detection Enable Register (DDER)
Hex Address: 0x0129

| Bit | Function | TYPE | Default | Description-Operation |
| :---: | :--- | :---: | :---: | :--- |
| 7 | DEFDET | R/W | 1 | For defect detection per ANSI T1.231-1997 and T1.403-1999, user <br> should leave this bit set to '1'. |

Table 41: Transmit Sa Select Register (TSASR)
Hex Address: 0x0130

| BIT | Function | TYPE | Default | Description-Operation |
| :---: | :---: | :---: | :---: | :---: |
| 7 | TxSa8SEL | R/W | 0 | Transmit Sa8 bit select <br> This bit determines whether National Bit (Sa8) is inserted from the transmit serial input (TxSER_n) pin or from the Transmit Sa8 register (Register address $=0 \times 0137$ ). <br> 0 = Selects Sa 8 to be inserted from the Transmit Serial input (TxSER_n) input pin. <br> 1 = Selects Sa 8 to be inserted from the Transmit Sa8 Register (Register address $=0 \times 0137$ ) |
| 6 | TxSa7SEL | R/W | 0 | Transmit Sa7 bit select <br> This bit determines whether National Bit (Sa7) is inserted from the transmit serial input (TxSER_n) pin or from the Transmit Sa7 register (Register address $=0 \times 0136$ ). <br> 0 = Selects Sa 7 to be inserted from the Transmit Serial input (TxSER_n) input pin. <br> 1 = Selects Sa 7 to be inserted from the Transmit Sa7 Register (Register address $=0 \times 0136$ ) |
| 5 | TxSa6SEL | R/W | 0 | Transmit Sa6 bit select <br> This bit determines whether National Bit (Sa6) is inserted from the transmit serial input (TxSER_n) pin or from the Transmit Sa6 register (Register address $=0 \times 0135$ ). <br> 0 = Selects Sa 6 to be inserted from the Transmit Serial input (TxSER_n) input pin. <br> 1 = Selects Sa 6 to be inserted from the Transmit Sa6 Register (Register address $=0 \times 0135$ ) |
| 4 | TxSa5SEL | R/W | 0 | Transmit Sa5bit select <br> This bit determines whether National Bit (Sa5) is inserted from the transmit serial input (TxSER_n) pin or from the Transmit Sa5 register (Register address $=0 \times 0134$ ). <br> 0 = Selects Sa 5 to be inserted from the Transmit Serial input (TxSER_n) input pin. <br> 1 = Selects Sa 5 to be inserted from the Transmit Sa5 Register (Register address $=0 \times 0134$ ) |
| 3 | TxSa4SEL | R/W | 0 | Transmit Sa4 bit select <br> This bit determines whether National Bit (Sa4) is inserted from the transmit serial input (TxSER_n) pin or from the Transmit Sa4 register (Register address $=0 \times 0133$ ). <br> 0 = Selects Sa 4 to be inserted from the Transmit Serial input (TxSER_n) input pin. <br> 1 = Selects Sa 4 to be inserted from the Transmit Sa4 Register (Register address $=0 \times 0133$ ) |

Table 41: Transmit Sa Select Register (TSASR)
Hex Address: 0x0130

| BIT | Function | TYPE | Default | Description-Operation |
| :---: | :---: | :---: | :---: | :---: |
| 2 | LB1ENB | R/W | 0 | Local Loopback 1 auto enable <br> This bit enables or disables local loopback mode when the National bits (Sa5, Sa6) and the A bit (remote alarm bit) received from the transmit backplane interface follows a specific pattern. <br> Local loopback is activated when the National Bits (Sa5, Sa 6) and A bit (remote alarm bit) follow the following pattern from the transmit serial input. (TxSER_n pin) <br> Sa5 $=00000000$ occur for 8 consecutive times <br> Sa6 = 11111111 occur for 8 consecutive times <br> A = 11111111 occur for 8 consecutive times <br> Note: This feature only works if Sa bits are provided from the transmit serial input pin (TxSER_n) |
| 1 | LB2ENB | R/W | 0 | Local Loopback 2 auto enable <br> This bit enables or disables local loopback mode when the National bits (Sa5, Sa6) received from the transmit backplane interface follows a specific pattern. <br> Local loopback is activated when the National Bits (Sa5, Sa 6) and A bit (remote alarm bit) follow the following pattern from the transmit serial input. (TxSER_n pin) <br> Sa5 $=00000000$ occur for 8 consecutive times, and <br> Sa6 $=10101010$ occur for 8 consecutive times, and <br> A = 11111111 occur for 8 consecutive times <br> Note: This feature only works if Sa bits are provided from the transmit serial input pin (TxSER_n) |
| 0 | LBRENB | R/W | 0 | Local Loopback release enable <br> This bit releases the local loopback mode when the National bits (Sa5, Sa6) received from the transmit backplane interface follows a specific pattern. <br> Local loopback is released when the National Bits (Sa5, Sa 6) follow the following pattern from the transmit serial input. (TxSER_n pin) <br> Sa5 $=00000000$ occur for 8 consecutive times <br> Sa6 $=00000000$ occur for 8 consecutive times <br> Note: This feature only works if Sa bits are provided from the transmit serial input pin (TxSER_n) |

Table 42: Transmit Sa Auto Control Register 1 (TSACR1)
Hex Address: 0x0131

| BIT | Function | TYPE | Default | Description-OpERATION |
| :---: | :---: | :---: | :---: | :---: |
| 7 | LOSLFA_1_ENB | R/W | 0 | LOS/LFA 1 automatic transmission <br> This bit enables the automatic Sa-bit transmission upon detecting Loss of Signal (LOS) or Loss of frame alignment (LFA) condition. Upon detecting Loss of Signal or Loss of Frame alignment condition, E1 framer will transmit the Sa5 bit as ' 1 ', and Sa6 bit as ' 0 ' pattern. <br> See Table 43 for the transmit Sa5, Sa6, and A bit pattern upon detecting LOS or LFA conditions. |
| 6 | LOS_1_ENB | R/W | 0 | LOS 1 automatic transmission <br> This bit enables the auto Sa-bit transmission upon detecting Loss of Signal (LOS) condition. <br> Upon detecting Loss of Signal condition, E1 framer will transmit the Alarm bit (A bit) as '1', Sa5 bit as '1', and Sa6 bit as '1110' pattern. See Table 43 for the transmit $\mathrm{Sa} 5, \mathrm{Sa}$, and A bit pattern upon detecting LOS condition. |
| 5 | LOSLFA_2_ENB | R/W | 0 | LOS/LFA 2 automatic transmission <br> This bit enables the auto Sa-bit transmission upon detecting Loss of Signal (LOS) or Loss of frame alignment (LFA) condition. <br> Upon detecting Loss of Signal or Loss of Frame alignment condition, E1 framer will transmit the Alarm bit (A bit) as '1', Sa5 bit as '0', and Sa 6 bit as ' 0 ' pattern. <br> See Table 43 for the transmit Sa5, Sa6, and A bit pattern upon detecting LOS or LFA conditions. |
| 4 | LOSLFA_3_ENB | R/W | 0 | LOS/LFA 3 automatic transmission <br> This bit enables the auto Sa-bit transmission upon detecting Loss of Signal (LOS) or Loss of frame alignment (LFA) condition. <br> Upon detecting Loss of Signal or Loss of Frame alignment condition, E 1 framer will transmit the Alarm bit (A bit) as ' 0 ', Sa 5 bit as ' 1 ', and Sa6 bit as '1100' pattern. <br> See Table 43 for the transmit Sa5, Sa6, and A bit pattern upon detecting LOS/LFA conditions. |
| 3 | LOSLFA_4_ENB | R/W | 0 | LOS/LFA 4 automatic transmission <br> This bit enables the auto Sa-bit transmission upon detecting Loss of Signal (LOS) or Loss of frame alignment (LFA) condition. <br> Upon detecting Loss of Signal or Loss of Frame alignment condition, E1 framer will transmit the Alarm bit (A bit) as ' 0 ', $\mathrm{Sa5}$ bit as ' 1 ', and Sa6 bit as '1110' pattern. <br> See Table 43 for the transmit $\mathrm{Sa5}, \mathrm{Sa}$, and A bit pattern upon detecting LOS/LFA conditions. |

table 42: Transmit Sa Auto Control Register 1 (TSACR1)
Hex Address: 0x0131

| BIt | Function | TYPE | Default | Description-Operation |
| :---: | :---: | :---: | :---: | :---: |
| 2 | NOP_ENB | R/W | 0 | No power automatic transmission <br> This bit enables the auto Sa-bit transmission upon detecting Loss of Power condition. The XRT86VL30 device recognizes the Loss of Power condition by monitoring the Loss of Power input pin (pin 1 for the 128 pin package, this feature is not supported in the 80 pin package). When the Loss of Power input pin is HIGH indicates a Loss of Power condition is occurring. When the Loss of Power input pin is LOW indicates no Loss of Power condition detected. <br> Upon detecting Loss of Power condition, E1 framer will transmit the Alarm bit (A bit) as '0', Sa5 bit as ' 1 ', and $\mathrm{Sa6}$ bit as '1000' pattern. See Table 43 for the transmit Sa5, Sa6, and A bit pattern upon detecting Loss of Power condition. |
| 1 | NOP_LOSLFA_ENB | R/W | 0 | No power and LOS/LFA automatic transmission <br> This bit enables the auto Sa-bit transmission upon detecting the following two conditions: <br> 1. Upon Loss of Power and Loss of Signal (LOS) or <br> 2. Upon Loss of Power and Loss of frame alignment (LFA) <br> When the E1 framer detects any one of the above two conditions, E1 framer will transmit the Alarm bit (A bit) as '1', Sa5 bit as '1', Sa6 bit as '1000' pattern. <br> See Table 43 for the transmit Sa5, Sa6, and A bit format upon detecting loss of power and LOS/LFA conditions. |
| 0 | LOS_2_ENB | R/W | 0 | LOS 3 automatic transmission <br> This bit enables the auto Sa-bit transmission upon detecting Loss of Signal (LOS) condition. <br> Upon detecting Loss of Signal condition, E1 framer will transmit the Sa5 and Sa6 bit as an Auxiliary (10101010...) pattern See Table 43 for the transmit Sa5, Sa6, and A bit format upon detecting LOS condition. |

The following table demonstrates the conditions on the receive side which trigger the Automatic Sa , and A bit transmission when TSACR1 bits are enabled.

Table 43: Conditions on Receive side When TSACR1 bits Are enabled

| Conditions | Actions - SENDING PATTERN |  | Comments |  |
| :--- | :---: | :---: | :---: | :--- |
|  | A | SA5 |  |  |
| LOSLFA_1_ENB: Loss of signal or Loss of <br> frame alignment | X | 1 |  | LOS/LFA at TE (FC2) |
| LOS_1_ENB: Loss of signal | 1 | 1 | 1110 | LOS (FC3) |
| LOSLFA_2_ENB: LOS or LFA | 1 | 0 | 0000 | LOS/LFA (FCL) |
| LOSLFA_3_ENB: LOS or LFA | 0 | 1 | 1100 | LOS/LFA (FC4) |
| LOSLFA_4_ENB: LOS or LFA | 0 | 1 | 1110 | LOS/LFA (FC3\&FC4) |
| NOP_ENB: Loss of power | 0 | 1 | 1000 | Loss of power at NT1 |

Table 43: Conditions on Receive side When TSACR1 bits Are enabled

| Conditions | Actions - SENDING PATTERN |  | Comments |  |
| :--- | :---: | :---: | :---: | :---: |
|  | A | SA5 |  |  |
| NOP_LOSLFA_ENB: Loss of power and LOS <br> or LFA | 1 | 1 | 1000 | Loss of power and LOS/LFA |
| LOS_2_ENB: LOS | AUXP pattern |  |  | LOS (FC1). Transmit AUXP pattern |

Table 44: Transmit Sa Auto Control Register 2 (TSACR2)
Hex Address: $0 \times 0132$

| BIT | Function | TYPE | Default | Description-Operation |
| :---: | :---: | :---: | :---: | :---: |
| 7 | AIS_1_ENB | R/W | 0 | AIS reception <br> This bit enables the automatic Sa-bit transmission upon detecting AIS condition. <br> Upon detecting the AIS condition, E1 framer will transmit the Alarm bit (A bit) as ' 1 ', Sa5 bit as ' 1 ', and Sa6 bit as ' 1 '. <br> See Table 45 for the transmit Sa5, Sa6, and A bit pattern upon detecting AIS condition. |
| 6 | AIS_2_ENB | R/W | 0 | AIS reception <br> This bit enables the automatic Sa-bit transmission upon detecting AIS condition. <br> Upon detecting the AIS condition, E1 framer will transmit the Alarm bit (A bit) as '0', Sa5 bit as ' 1 ', and Sa6 bit as '1'. <br> See Table 45 for the transmit $\mathrm{Sa5}, \mathrm{Sa}$, and A bit pattern upon detecting AIS condition. |
| 5 | Reserved | - | - | Reserved |
| 4 | Reserved | - | - | Reserved |
| 3 | CRCREP_ENB[1] | R/W | 0 | CRC report |
| 2 | CRCREP_ENB[0] | R/W | 0 | These two bits enable the automatic Sa-bit transmission upon detecting Far End Block Error (i.e. received E bit = 0). <br> Upon detecting the Far End Block Error (FEBE) condition, E1 framer will transmit the Alarm bit (A bit) as ' 0 ', Sa5 bit as ' 1 ', Sa6 bit as ' 0000 ', and E bit as ' 0 ' pattern if these two bits are set to ' 01 '. <br> If these two bits are set to '10', E1 framer will transmit the Alarm bit (A bit) as ' 0 ', Sa 5 bit as ' 0 ', Sa 6 bit as ' 0000 ', and E bit as ' 0 ' pattern upon detecting the Far End Block Error (FEBE). <br> If these two bits are set to '11', E1 framer will transmit the Alarm bit (A bit) as ' 0 ', Sa5 bit as ' 1 ', Sa6 bit as '0001', and E bit as ' 1 ' pattern upon detecting the Far End Block Error (FEBE). <br> See Table 45 for the transmit Sa5, Sa6, E, and A bit pattern upon detecting FEBE condition. |
| 1 | CRCDET_ENB | R/W | 0 | CRC detection <br> This bit enables the automatic Sa-bit transmission upon detecting CRC-4 error condition. <br> Upon detecting CRC-4 error condition, E1 framer will transmit the Alarm bit (A bit) as ' 0 ', Sa5 bit as ' 1 ', Sa6 bit as ' 0010 ', and E bit as '1' pattern. <br> See Table 45 for the transmit Sa5, Sa6, E, and A bit pattern upon detecting CRC-4 error condition. |
| 0 | CRCREC AND DET_ENB | R/W | 0 | CRC report and detect <br> This bit enables automatic Sa-bit transmission upon detecting both Far End Block Error (FEBE) and CRC-4 error conditions. <br> Upon detecting both Far End Block Error (FEBE) and CRC-4 error condition, E1 framer will transmit the Alarm bit (A bit) as '0', Sa5 bit as ' 1 ', Sa6 bit as '0011', and E bit as '1' pattern. <br> See Table 45 for the transmit Sa5, Sa6, E, and A bit pattern upon detecting both FEBE and CRC-4 error conditions. |

The following table demonstrates the conditions on receive side which trigger the Automatic $\mathrm{Sa}, \mathrm{E}$, and A bits transmission when TSACR2 bits are enabled.

Table 45: Conditions on Receive side When tSacr2 bits enabled

| Conditions | Actions - SENDING PATTERN FOR |  |  |  |
| :--- | :---: | :---: | :---: | :---: |
|  | A | SA5 | SA6 | E |
| AIS_1_ENB | 1 | 1 | 1111 | X |
| AIS_2_ENB | 0 | 1 | 1111 | $x$ |
| CRCREP_ENB = 01, CRC reported (E = 0) | 0 | 1 | 0000 | 0 |
| CRCREP_ENB = 10, CRC reported | 0 | 0 | 0000 | 0 |
| CRCREP_ENB = 11, CRC reported | 0 | 1 | 0001 | 1 |
| CRCDET_ENB | 0 | 1 | 0010 | 1 |
| CRCDET/REP_ENB | 0 | 1 | 0011 | 1 |

Table 46: Transmit Sa4 Register (TSA4R)
Hex Address: 0x0133

| Bit | Function | Type | Default | Description-Operation |
| :---: | :--- | :---: | :---: | :--- |
| $7-0$ | TxSa4[7:0] | R/W | 11111111 | Transmit Sa4 Sequence <br> The content of this register sources the transmit Sa4 bits if data link <br> selects Sa 4 bit for transmission and if Sa4 is inserted from register. <br> (i.e. TxSa4ENB bit in register 0x010A = 1 and TxSa4SEL bit in reg- <br> ister 0x0130 =1). <br> Bit 7 of this register is transmitted in the Sa4 position in frame 2 of <br> the CRC-4 multiframe, and bit 6 of this register is transmitted in the <br> Sa4 position in frame 4 of the CRC-4 multiframe,...etc. |

Table 47: Transmit Sa5 Register (TSA5R)
Hex Address: 0x0134

| Bit | Function | TyPE | Default | Description-Operation |
| :---: | :--- | :---: | :---: | :--- |
| $7-0$ | TxSa5[7:0] | R/W | 11111111 | Transmit Sa5 Sequence <br> The content of this register sources the transmit Sa5 bits if data link <br> selects Sa 5 bit for transmission and if Sa5 is inserted from register. <br> (i.e. TxSa5ENB bit in register 0x010A = 1 and TxSa5SEL bit in reg- <br> ister 0x0130 =1). <br> Bit 7 of this register is transmitted in the Sa5 position in frame 2 of <br> the CRC-4 multiframe, and bit 6 of this register is transmitted in the <br> Sa5 position in frame 4 of the CRC-4 multiframe,...etc. |

Table 48: Transmit Sa6 Register (TSA6R)
Hex Address: $0 \times 0135$

| BIT | Function | TYPE | Default | Description-Operation |
| :---: | :---: | :---: | :---: | :---: |
| 7-0 | TxSa6[7:0] | R/W | 11111111 | Transmit Sa6 Sequence <br> The content of this register sources the transmit Sa6 bits if data link selects Sa 6 bit for transmission and if $\mathrm{Sa6}$ is inserted from register. (i.e. TxSa6ENB bit in register $0 \times 010 \mathrm{~A}=1$ and TxSa6SEL bit in register $0 \times 0130=1$ ). <br> Bit 7 of this register is transmitted in the Sa6 position in frame 2 of the CRC-4 multiframe, and bit 6 of this register is transmitted in the Sa6 position in frame 4 of the CRC-4 multiframe,...etc. |

Table 49: Transmit Sa7 Register (TSA7R)
Hex Address: 0x0136

| BIT | Function | TYPE | Default | Description-Operation |
| :---: | :---: | :---: | :---: | :---: |
| 7-0 | TxSa7[7:0] | R/W | 11111111 | Transmit Sa7 Sequence <br> The content of this register sources the transmit Sa7 bits if data link selects Sa 7 bit for transmission and if Sa 7 is inserted from register. (i.e. TxSa7ENB bit in register $0 \times 010 \mathrm{~A}=1$ and TxSa7SEL bit in register $0 \times 0130=1$ ). <br> Bit 7 of this register is transmitted in the Sa7 position in frame 2 of the CRC-4 multiframe, and bit 6 of this register is transmitted in the Sa 7 position in frame 4 of the CRC-4 multiframe,...etc. |

Table 50: Transmit Sa8 Register (TSA8R)
Hex Address: 0x0137

| ВIT | Function | TYPE | Default | Description-Operation |
| :---: | :---: | :---: | :---: | :---: |
| 7-0 | TxSa8[7:0] | R/W | 11111111 | Transmit Sa8 Sequence <br> The content of this register sources the transmit Sa8 bits when data link selects Sa 8 bit for transmission and if $\mathrm{Sa8}$ is inserted from register. <br> (i.e. TxSa8ENB bit in register 0x010A $=1$ and TxSa8SEL bit in register $0 \times 0130=1$ ). <br> Bit 7 of this register is transmitted in the Sa8 position in frame 2 of the CRC-4 multiframe, and bit 6 of this register is transmitted in the Sa8 position in frame 4 of the CRC-4 multiframe,...etc. |

Table 51: Receive Sa4 Register (RSA4R)
Hex Address: 0x013B

| Bit | FUNCTION | TYPE | Default | Description-Operation |
| :---: | :---: | :---: | :---: | :--- |
| $7-0$ | RxSa4[7:0] | RO | 00000000 | Received Sa4 Sequence <br> The content of this register stores the Sa 4 bits in the most recently <br> received CRC-4 multiframe. This register is updated when the entire <br> multiframe is received. <br> This register will show the contents of the received Sa4 bits if data <br> link selects Sa4 bit for reception. (i.e.RxSa4ENB bit in register <br> 0x010Ch = 1). <br> Bit 7 of this register indicates the received Sa4 bit in frame 2 of the <br> CRC-4 multiframe, and bit 6 of this register indicates the received <br> Sa4 bit in frame 4 of the CRC-4 multiframe,...etc. |

Table 52: Receive Sa5 Register (RSA5R)
Hex Address: 0x013C

| BIt | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
| :--- | :--- | :---: | :---: | :--- |
| $7-0$ | RxSa5[7:0] | RO | 00000000 | Received Sa5 Sequence <br> The content of this register stores the Sa 5 bits in the most recently <br> received CRC-4 multiframe. This register is updated when the entire <br> multiframe is received. <br> This register will show the contents of the received Sa5 bits if data <br> link selects Sa5 bit for reception. (i.e.RxSa5ENB bit in register <br> 0x010Ch = 1). <br> Bit 7 of this register indicates the received Sa5 bit in frame 2 of the <br> CRC-4 multiframe, and bit 6 of this register indicates the received <br> Sa5 bit in frame 4 of the CRC-4 multiframe,...etc. |

Table 53: Receive Sa6 Register (RSA6R)
Hex Address: 0x013D

| BIt | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
| :---: | :--- | :---: | :---: | :--- |
| $7-0$ | RxSa6[7:0] | RO | 00000000 | Received Sa6 Sequence <br> The content of this register stores the Sa 6 bits in the most recently <br> received CRC-4 multiframe. This register is updated when the entire <br> multiframe is received. <br> This register will show the contents of the received Sa6 bits if data <br> link selects Sa6 bit for reception. (i.e.RxSa6ENB bit in register <br> 0x010Ch = 1). <br> Bit 7 of this register indicates the received Sa6 bit in frame 2 of the <br> CRC-4 multiframe, and bit 6 of this register indicates the received <br> Sa6 bit in frame 4 of the CRC-4 multiframe,...etc. |

Table 54: Receive Sa7 Register (RSA7R)

## Hex Address: 0x013E

| Bit | FUNCTION | TYPE | DefaULT | DESCRIPTION-OPERATION |
| :---: | :--- | :---: | :---: | :--- |
| $7-0$ | RxSa7[7:0] | RO | 00000000 | Received Sa7 Sequence <br> The content of this register stores the Sa 7 bits in the most recently <br> received CRC-4 multiframe. This register is updated when the entire <br> multiframe is received. <br> This register will show the contents of the received Sa7 bits if data <br> link selects Sa7 bit for reception. (i.e.RxSa7ENB bit in register <br> 0x010Ch $=1$ ). <br> Bit 7 of this register indicates the received Sa7 bit in frame 2 of the <br> CRC-4 multiframe, and bit 6 of this register indicates the received <br> Sa7 bit in frame 4 of the CRC-4 multiframe,...etc. |

Table 55: Receive Sa8 Register (RSA8R)
Hex Address: 0x013F

| BIt | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
| :--- | :--- | :---: | :---: | :--- |
| $7-0$ | RxSa8[7:0] | RO | 00000000 | Received Sa8 Sequence <br> The content of this register stores the Sa 8 bits in the most recently <br> received CRC-4 multiframe. This register is updated when the entire <br> multiframe is received. <br> This register will show the contents of the received Sa8 bits if data <br> link selects Sa8 bit for reception. (i.e.RxSa8ENB bit in register <br> 0x010Ch = 1). <br> Bit 7 of this register indicates the received Sa8 bit in frame 2 of the <br> CRC-4 multiframe, and bit 6 of this register indicates the received <br> Sa8 bit in frame 4 of the CRC-4 multiframe,...etc. |

Table 56: Data Link Control Register (DLCR2)
Hex Address: 0x0143

| BIt | Function | TYPE | Default | Description-Operation |
| :---: | :---: | :---: | :---: | :---: |
| 7 | Reserved | - | - | Reserved. Please set this bit to'0' for normal operation. |
| 6 | MOS ABORT Disable | R/W | 0 | MOS ABORT Disable: <br> This bit permits the user to either enable or disable the "Automatic MOS ABORT" feature within Transmit HDLC Controller \# 2. If the user enables this feature, then Transmit HDLC Controller block \# 2 will automatically transmit the ABORT Sequence (e.g., a zero followed by a string of 7 consecutive " 1 s") whenever it abruptly transitions from transmitting a MOS type of message, to transmitting a BOS type of message. <br> If the user disables this feature, then the Transmit HDLC Controller Block \# 2 will NOT transmit the ABORT sequence, whenever it abruptly transitions from transmitting a MOS-type of message to transmitting a BOS-type of message. <br> 0 - Enables the "Automatic MOS Abort" feature <br> 1 - Disables the "Automatic MOS Abort" feature |
| 5 | Rx_FCS_DIS | R/W | 0 | Receive Frame Check Sequence (FCS) Verification Enable/Disable <br> This bit permits the user to configure the Receive HDLC Controller Block \# 2 to compute and verify the FCS value within each incoming LAPD message frame. <br> 0 - Enables FCS Verification <br> 1 - Disables FCS Verification |
| 4 | AutoRx | R/W | 0 | Auto Receive LAPD Message <br> This bit configures the Receive HDLC Controller Block \#2 to discard any incoming BOS or LAPD Message frame that exactly match which is currently stored in the Receive HDLC2 buffer. <br> 0 = Disables this "AUTO DISCARD" feature <br> 1 = Enables this "AUTO DISCARD" feature. |
| 3 | Tx_ABORT | R/W | 0 | Transmit ABORT <br> This bit configures the Transmit HDLC Controller Block \#2 to transmit an ABORT sequence (string of 7 or more consecutive 1 's) to the Remote terminal. <br> 0 - Configures the Transmit HDLC Controller Block \# 2 to function normally (e.g., not transmit the ABORT sequence). <br> 1 - Configures the Transmit HDLC Controller block \# 2 to transmit the ABORT Sequence. |

XRT86VL30
REV. 1.0.1
SINGLE T1/E1/J1 FRAMER/LIU COMBO - E1 REGISTER DESCRIPTION
Table 56: Data Link Control Register (DLCR2)
Hex Address: 0x0143

| BIt | Function | TYPE | Default | Description-Operation |
| :---: | :---: | :---: | :---: | :---: |
| 2 | Tx_IDLE | R/W | 0 | Transmit Idle (Flag Sequence Byte) <br> This bit configures the Transmit HDLC Controller Block \#2 to unconditionally transmit a repeating string of Flag Sequence octets (0X7E) in the data link channel to the Remote terminal. In normal conditions, the Transmit HDLC Controller block will repeatedly transmit the Flag Sequence octet whenever there is no MOS message to transmit to the remote terminal equipment. However, if the user invokes this "Transmit Idle Sequence" feature, then the Transmit HDLC Controller block will UNCONDITIONALLY transmit a repeating stream of the Flag Sequence octet (thereby overwriting all outbound MOS data-link messages). <br> 0 - Configures the Transmit HDLC Controller Block \# 2 to transmit data-link information in a "normal" manner. <br> 1 - Configures the Transmit HDLC Controller block \# 2 to transmit a repeating string of Flag Sequence Octets (0x7E). <br> Note: This bit is ignored if the Transmit HDLC2 controller is operating in the BOS Mode - bit 0 (MOS/BOS) within this register is set to 0 . |
| 1 | Tx_FCS_EN | R/W | 0 | Transmit LAPD Message with Frame Check Sequence (FCS) <br> This bit permits the user to configure the Transmit HDLC Controller block \# 2 to compute and append FCS octets to the "back-end" of each outbound MOS data-link message. <br> 0 - Configures the Transmit HDLC Controller block \# 2 to NOT compute and append the FCS octets to the back-end of each outbound MOS data-link message. <br> 1 - Configures the Transmit HDLC Controller block \# 2 TO COMPUTE and append the FCS octets to the back-end of each outbound MOS data-link message. <br> Note: This bit is ignored if the transmit HDLC2 controller has been configured to operate in the BOS mode - bit 0 (MOS/BOS) within this register is set to 0 . |
| 0 | MOS/(BOS | R/W | 0 | Message Oriented Signaling/Bit Oriented Signaling Send <br> This bit permits the user to enable LAPD transmission through HDLC Controller Block \# 2 using either BOS (Bit-Oriented Signaling) or MOS (Message-Oriented Signaling) frames. <br> 0 - Transmit HDLC Controller block \# 2 BOS message Send. <br> 1 - Transmit HDLC Controller block \# 2 MOS message Send. <br> Note: This is not an Enable bit. This bit must be set to " 0 " each time a BOS is to be sent. |

Table 57: Transmit Data Link Byte Count Register (TDLBCR2)
Hex Address: 0x0144

| BIt | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION <br> BUFSel |
| :---: | :--- | :---: | :---: | :--- |
| 7 |  |  |  |  |

Table 58: Receive Data Link Byte Count Register (RDLBCR2)
Hex Address: 0x0145

| BIt | Function | TYPE | Default | Description-Operation |
| :---: | :---: | :---: | :---: | :---: |
| 7 | RBUFPTR | R/W | 0 | Receive HDLC2 Buffer-Pointer <br> This bit Identifies which Receive HDLC2 buffer contains the most recently received HDLC2 message. <br> 0 - Indicates that Receive HDLC2 Buffer \# 0 contains the contents of the most recently received HDLC message. <br> 1 - Indicates that Receive HDLC2 Buffer \# 1 contains the contents of the most recently received HDLC message. |
| 6-0 | RDLBC[6:0] | R/W | 0000000 | Receive HDLC Message - byte count <br> The exact function of these bits depends on whether the Receive HDLC Controller Block \#2 is configured to receive MOS or BOS messages. <br> In BOS Mode: <br> These seven bits contain the number of repetitions the BOS message must be received before the Receive HDLC2 controller generates the Receive End of Transfer (RxEOT) interrupt. If these bits are set to "0000000", the message will be received indefinitely and no Receive End of Transfer (RxEOT) interrupt will be generated. <br> In MOS Mode: <br> These seven bits contain the size in bytes of the HDLC2 message that has been received and written into the Receive HDLC buffer. The length of MOS message shown in these bits include header bytes such as the SAPI, TEI, Control field, AND the FCS bytes. |

Table 59: Data Link Control Register (DLCR3)
Hex Address: 0x0153

| ВIT | Function | TYPE | Default | Description-Operation |
| :---: | :---: | :---: | :---: | :---: |
| 7 | Reserved |  |  | Reserved. Please set this bit to'0' for normal operation. |
| 6 | MOS ABORT Disable | R/W | 0 | MOS ABORT Disable: <br> This bit permits the user to either enable or disable the "Automatic MOS ABORT" feature within Transmit HDLC Controller \#3. If the user enables this feature, then Transmit HDLC Controller block \# 3 will automatically transmit the ABORT Sequence (e.g., a zero followed by a string of 7 consecutive " 1 s ") whenever it abruptly transitions from transmitting a MOS type of message, to transmitting a BOS type of message. <br> If the user disables this feature, then the Transmit HDLC Controller Block \# 3 will NOT transmit the ABORT sequence, whenever it abruptly transitions from transmitting a MOS-type of message to transmitting a BOS-type of message. <br> 0 - Enables the "Automatic MOS Abort" feature <br> 1 - Disables the "Automatic MOS Abort" feature |
| 5 | Rx_FCS_DIS | R/W | 0 | Receive Frame Check Sequence (FCS) Verification Enable/Disable <br> This bit permits the user to configure the Receive HDLC Controller Block \# 3 to compute and verify the FCS value within each incoming LAPD message frame. <br> 0 - Enables FCS Verification <br> 1 - Disables FCS Verification |
| 4 | Auto Rx | R/W | 0 | Auto Receive LAPD Message <br> This bit configures the Receive HDLC Controller Block \#3 to discard any incoming BOS or LAPD Message frame that exactly match which is currently stored in the Receive HDLC1 buffer. <br> 0 = Disables this "AUTO DISCARD" feature <br> 1 = Enables this "AUTO DISCARD" feature. |
| 3 | Tx_ABORT | R/W | 0 | Transmit ABORT <br> This bit configures the Transmit HDLC Controller Block \#3 to transmit an ABORT sequence (string of 7 or more consecutive 1 's) to the Remote termi nal. <br> 0 - Configures the Transmit HDLC Controller Block \# 3 to function normally (e.g., not transmit the ABORT sequence). <br> 1 - Configures the Transmit HDLC Controller block \# 3 to transmit the ABORT Sequence. |

Table 59: Data Link Control Register (DLCR3)
Hex Address: 0x0153

| BIT | Function | TYPE | Default | Description-Operation |
| :---: | :---: | :---: | :---: | :---: |
| 2 | Tx_IDLE | R/W | 0 | Transmit Idle (Flag Sequence Byte) <br> This bit configures the Transmit HDLC Controller Block \#3 to unconditionally transmit a repeating string of Flag Sequence octets (0X7E) in the data link channel to the Remote terminal. In normal conditions, the Transmit HDLC Controller block will repeatedly transmit the Flag Sequence octet whenever there is no MOS message to transmit to the remote terminal equipment. However, if the user invokes this "Transmit Idle Sequence" feature, then the Transmit HDLC Controller block will UNCONDITIONALLY transmit a repeating stream of the Flag Sequence octet (thereby overwriting all outbound MOS data-link messages). <br> 0 - Configures the Transmit HDLC Controller Block \# 3 to transmit data-link information in a "normal" manner. <br> 1 - Configures the Transmit HDLC Controller block \# 3 to transmit a repeating string of Flag Sequence Octets (0x7E). <br> Note: This bit is ignored if the Transmit HDLC3 controller is operating in the BOS Mode - bit 0 (MOS/BOS) within this register is set to 0 . |
| 1 | Tx_FCS_EN | R/W | 0 | Transmit LAPD Message with Frame Check Sequence (FCS) <br> This bit permits the user to configure the Transmit HDLC Controller block \# 3 to compute and append FCS octets to the "back-end" of each outbound MOS data-link message. <br> 0 - Configures the Transmit HDLC Controller block \# 3 to NOT compute and append the FCS octets to the back-end of each outbound MOS data-link message. <br> 1 - Configures the Transmit HDLC Controller block \# 3 TO COMPUTE and append the FCS octets to the back-end of each outbound MOS data-link message. <br> Note: This bit is ignored if the transmit HDLC3 controller has been configured to operate in the BOS mode - bit 0 (MOS/BOS) within this register is set to 0 . |
| 0 | MOS/BOS | R/W | 0 | Message Oriented Signaling/Bit Oriented Signaling Send <br> This bit permits the user to enable LAPD transmission through HDLC Controller Block \# 3 using either BOS (Bit-Oriented Signaling) or MOS (Mes-sage-Oriented Signaling) frames. <br> 0 - Transmit HDLC Controller block \# 3 BOS message Send. <br> 1 - Transmit HDLC Controller block \# 3 MOS message Send. <br> Note: This is not an Enable bit. This bit must be set to "0" each time a BOS is to be sent. |

Table 60: Transmit Data Link Byte Count Register (TDLBCR3)
Hex Address: 0x0154

| BIT | Function | TYPE | Default | Description-Operation |
| :---: | :---: | :---: | :---: | :---: |
| 7 | TxHDLC3 BUFAvail/ BUFSel | R/W | 0 | Transmit HDLC3 Buffer Available/Buffer Select <br> This bit has different functions, depending upon whether the user is writing to or reading from this register, as depicted below. <br> If the user is writing data into this register bit: <br> 0 - Configures the Transmit HDLC3 Controller to read out and transmit the data, residing within "Transmit HDLC3 Buffer \# 0", via the Data Link channel to the remote terminal equipment. <br> 1 - Configures the Transmit HDLC3 Controller to read out and transmit the data, residing within the "Transmit HDLC3 Buffer \#1", via the Data Link channel to the remote terminal equipment. <br> If the user is reading data from this register bit: <br> 0 - Indicates that "Transmit HDLC3 Buffer \# 0" is the next available buffer. In this case, if the user wishes to write in the contents of a new "outbound" Data Link Message into the Transmit HDLC3 Message Buffer, he/she should proceed to write this message into "Transmit HDLC3 Buffer \# 0" - Address location: 0x0600. <br> 1 - Indicates that "Transmit HDLC3 Buffer \# 1" is the next available buffer. In this case, if the user wishes to write in the contents of a new "outbound" Data Link Message into the Transmit HDLC3 Message Buffer, he/she should proceed to write this message into "Transmit HDLC3 Buffer \# 1" - Address location: 0x0700. <br> Note: If one of these Transmit HDLC3 buffers contain a message which has yet to be completely read-in and processed for transmission by the Transmit HDLC3 controller, then this bit will automatically reflect the value corresponding to the next available buffer when it is read. Changing this bit to the inuse buffer is not permitted. |
| 6-0 | TDLBC[6:0] | R/W | 0000000 | Transmit HDLC3 Message - Byte Count <br> The exact function of these bits depends on whether the Transmit HDLC 3 Controller is configured to transmit MOS or BOS messages to the Remote Terminal Equipment. <br> In BOS MODE: <br> These bit fields contain the number of repetitions the BOS message must be transmitted before the Transmit HDLC3 controller generates the Transmit End of Transfer (TxEOT) interrupt and halts transmission. If these fields are set to 00000000, then the BOS message will be transmitted for an indefinite number of times. <br> In MOS MODE: <br> These bit fields contain the length, in number of octets, of the message to be transmitted. The length of MOS message specified in these bits include header bytes such as the SAPI, TEI, Control field, however, it does not include the FCS bytes. |

Table 61: Receive Data Link Byte Count Register (RDLBCR3)
Hex Address: 0x0155

| BIT | Function | TYPE | Default | Description-Operation |
| :---: | :---: | :---: | :---: | :---: |
| 7 | RBUFPTR | R/W | 0 | Receive HDLC3 Buffer-Pointer <br> This bit Identifies which Receive HDLC3 buffer contains the most recently received HDLC1 message. <br> 0 - Indicates that Receive HDLC3 Buffer \# 0 contains the contents of the most recently received HDLC message. <br> 1 - Indicates that Receive HDLC3 Buffer \# 1 contains the contents of the most recently received HDLC message. |
| 6-0 | RDLBC[6:0] | R/W | 0000000 | Receive HDLC Message - byte count <br> The exact function of these bits depends on whether the Receive HDLC Controller Block \#3 is configured to receive MOS or BOS messages. <br> In BOS Mode: <br> These seven bits contain the number of repetitions the BOS message must be received before the Receive HDLC3 controller generates the Receive End of Transfer (RxEOT) interrupt. If these bits are set to "0000000", the message will be received indefinitely and no Receive End of Transfer (RxEOT) interrupt will be generated. <br> In MOS Mode: <br> These seven bits contain the size in bytes of the HDLC3 message that has been received and written into the Receive HDLC buffer. The length of MOS message shown in these bits include header bytes such as the SAPI, TEI, Control field, AND the FCS bytes. |

Table 62: bert Control Register (BCR)
Hex Address: $0 \times 0163$

| BIT | Function | TYPE | Default | Description-Operation |
| :---: | :---: | :---: | :---: | :---: |
| 7-4 | Reserved | R/W | 0 | Reserved |
| 3-0 | BERT[3:0] | R/W | 0000 | BERT Pattern Select $\begin{aligned} & 0010=\text { PRBS X20 }+ \text { X3 }+1 \\ & 0011=\text { QRSS X20 }+ \text { X17 }+1 \\ & 0100=\text { All Ones } \\ & 0101=\text { All Zeros } \\ & 0110=3 \text { in } 24 \\ & 0111=1 \text { in } 8 \\ & 1000=55 \text { Octet Pattern } \\ & 1001=\text { Daly Pattern } \\ & 1010=\text { PRBS X20 }+ \text { X17 }+1 \\ & \text { Others }=\text { Invalid } \end{aligned}$ |

## BERT Pattern Definitions

## 3 in 24

000100010000000100000000 ...

1 in 8
00000010 ...

## 55 Octet (Unframed)

This pattern is shown in HEX format for simplification purposes.
010101010101800101010101010301010101070101010155555555 AA AA AA AA 01010101 0101 FF FF FF FF FF FF 800180018001800180018001 ...

## Daly Pattern (Framed)

This pattern is shown in HEX format for simplification purposes.
010101010101800101010101010301010101070101010155555555 AA AA AA AA 01010101 0101 FF FF FF FF FF FF 800180018001800180018001 ...

SINGLE T1/E1/J1 FRAMER/LIU COMBO - E1 REGISTER DESCRIPTION

### 1.1 E1 Synchronization status message

E1 synchronization messages are sent through the National Bits (Sa4, Sa5, Sa6, Sa7, or Sa8) bits or the Si International bit by using a BOC (Bit Oriented Code) controller within the XRT86VL30 device. The MSB of the BOC code is sent first in frame 2 of the CRC multi frame. The SSM message that are used in typical BITS applications are shown below.

Table 63: E1 SSM Messages

| Quality Level | Description | BOC Code |
| :---: | :---: | :---: |
| 0 | Quality unknown (existing sync network) | 0000 |
| 1 | Reserved | 0001 |
| 2 | Rec. G. 811 (Traceable to PRS) | 0010 |
| 3 | Reserved | 0011 |
| 4 | SSU-A (Traceable to SSU type A, see G.812) | 0100 |
| 5 | Reserved | 0101 |
| 6 | Reserved | 0110 |
| 7 | Reserved | 0111 |
| 8 | SSU-B (Traceable to SSU type B, see G.12) | 1000 |
| 9 | Reserved | 1001 |
| 10 | Reserved | 1010 |
| 11 | Synchronous Equipment Timing Source | 1011 |
| 12 | Reserved | 1100 |
| 13 | Reserved | 1101 |
| 14 | Reserved | 1110 |
| 15 | Do not use for synchronization | 1111 |

### 1.2 E1 BOC Receiver

If enabled, the E1 BOC receiver will monitor the National bits or the Si bit for SSM messages with various features being supported. Some of these features are Change of Status Alarm, 3 independent pre-set codes for matching validation (each having its own alarm), filter settings for consecutive pattern qualification, and many more.

### 1.3 E1 BOC Transmitter

The E1 BOC transmitter will automatically insert an SSM message in the correct National bit or Si bit that is selected. Once the message is stored in the TSSM register, Bit $0=1$ sends the message.

Table 64: SSM BOC Control Register (BOCCR 0x0170h)

| BIT7 | BIT6 | BIT5 | BIT4 | BIT3 | BIT2 | BIT1 | BIT0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BOCSource | RMF[1:0] |  | RBOCE | BOCR | RBF[1:0] |  | SBOC |
| R/W | R/W | R/W | R/W | Auto Clear | R/W | R/W | Auto Clear |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

## BIT 7 - BOC Source Select

This bit is used to select the source and destination of the BOC message. By default, the BOC will use the National Bits. To use the Si International Bit, set this bit to '1'. When a BOC message is enabled, it takes priority over the normal SaN transmission. In addition, only one SaN register bit can be enabled at one time when transmitting BOC messages.
\} 0-Sa National Bits (Only one of the five Sa bits can be chosen for SSM transmission at a time, see register 0x010Ah)
\} 1-Si International Bits
Note: BOC message reception is supported through the Si bit only when CRC multi frame alignment is enabled and CRCC[1:0] bits within the FCR register (0x011B) are programmed to be equal to any value other than 2'b11.

## BITS [6:5] - Receive Match Filter Bits

These bits are used to set the number of consecutive error free patterns that must be received before the receive Match Event is set. This filter applies to all three Match Event alarms, but not for the RSSM alarm.
\} 00 - None
\} 01-3 consecutive patterns
\} 10-5 consecutive patterns
\} 11-7 consecutive patterns

## BIT 4 - Receive BOC Enable

This bit is used to enable the BOC receiver. For clarification, BOC messages can only be processed through the National bits or Si International bit.
\} 0 - Disabled
\} 1 - Enable Receive BOC

## BIT 3 - BOC Reset

This bit is used to reset the receive BOC controller. The function of this bit is to reset all the BOC register values to their default values, except the BOC Interrupt registers. This register bit is automatically set back to ' 0 ' so that the user only needs to write ' 1 ' to send a subsequent reset.
\} 1-Reset BOC
BITS [2:1] -Receive BOC Filter Bits
These bits are used to set the number of consecutive error free patterns that must be received before the receive BOC alarm indication is set and the RSSM Valid Register is updated. This filter does NOT apply to the RSSM Matching Event registers. The 3 RSSM Matching Event Registers have a separate filter that applies equally to all three matching registers. Therefore, there are a total of 2 filters.
\} 00 - None
\} $01-3$ consecutive patterns
\} 10-5 consecutive patterns
\} 11-7 consecutive patterns

## BIT 0 - Send BOC Message

This bit is used to transmit the stored BOC message in the transmit SSM register. This register bit is automatically set back to ' 0 ' so that the user only needs to write ' 1 ' to send a subsequent BOC message.
\} 0 - Normal Operation

Table 65: Receive SSM Register (RSSMR 0x0171H)

| BIT7 | BIT6 | BIT5 | BIT4 | BIT3 | BIT2 | BIT1 | BIT0 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PrevRBOC[3:0] |  |  |  |  |  |  |  |  |  |
| RO | RO | RO | RO | RO | RO | RO | RO |  |  |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |  |

## BITS [7:4] - Previous BOC Message

These bits contain the previous SSM message that was received for storage purposes. For the most recently received message, see Bits[3:0] in this register.
BITS [3:0] - Receive BOC Message
These bits contain the most recently received BOC message if the filter setting has been meet in bits[2:1] of register $0 \times n 170 \mathrm{~h}$. Once these bits have been updated, the previous message moves to bits[7:4] for storage purposes.

Table 66: Receive SSM Match 1 Register (RSSMMR1 0x0172h)

| BIT7 | BIT6 | BIT5 | BIT4 | BIT3 | BIT2 | BIT1 | BIT0 |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Reserved |  |  |  |  |  |  |  |  |  | RSSMM1[3:0] |  |  |  |  |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |  |  |  |  |  |  |  |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |  |  |  |  |  |  |

## BITS [7:4] - Reserved

BITS [3:0] - Receive SSM Match 1
These bits can be used to set an expected value to be compared to the actual receive SSM message. This register is one of three possible expected values that can be set. Upon a match of this register, an independent alarm will be set. In addition, this register has a filter for consecutive message validation.

Table 67: Receive SSM Match 2 Register (RSSMMR2 0x0173H)

| BIT7 | BIT6 | BIT5 | BIT4 | BIT3 | BIT2 | BIT1 | BIT0 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Reserved |  |  |  |  |  |  |  |  |  |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |  |  |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |  |

## BITS [7:4] - Reserved

BITS [3:0] - Receive SSM Match 2
These bits can be used to set an expected value to be compared to the actual receive SSM message. This register is one of three possible expected values that can be set. Upon a match of this register, an independent alarm will be set. In addition, this register has a filter for consecutive message validation.

Table 68: Receive SSM Match 3 Register (RSSMMR3 0x0174h)

| BIT7 | BIT6 | BIT5 | BIT4 | BIT3 | BIT2 | BIT1 | BIT0 |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Reserved |  |  |  |  |  |  |  |  |  | RSSMM3[3:0] |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |  |  |  |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |  |  |

## BITS [7:4] - Reserved

BITS [3:0] - Receive SSM Match 3
These bits can be used to set an expected value to be compared to the actual receive SSM message. This register is one of three possible expected values that can be set. Upon a match of this register, an independent alarm will be set. In addition, this register has a filter for consecutive message validation.

Table 69: Transmit SSM Register (TSSMR 0x0175h)

| BIT7 | BIT6 | BIT5 | BIT4 | BIT3 | BIT2 | BIT1 | BIT0 |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Reserved |  |  |  |  |  |  |  |  |  | RBOC3:0] |
| RW | RW | RW | RW | RW | RW | RW | RW |  |  |  |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |  |  |

## BITS [7:4] - Reserved <br> BITS [3:0] - Transmit BOC Message

These bits are used to store the BOC message to be transmitted out the National bits or Si International bit. Once the message has been stored in this register, Bit 0 within the BOC Control Register is used to automatically transmit the message.
Note: The TxBYTE Count register 0x0176h is used to set the number of repetitions for this BOC message before the all ones sequence is sent out. The default is one repetition. To send a continuous pattern, set the TxBTYE Count to zero.

Table 70: Transmit SSM Byte Count Register (TSSMBCR 0x0176h)

| BIT7 | BIT6 | BIT5 | BIT4 | BIT3 | BIT2 | BIT1 | BIT0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TBCR[7:0] |  |  |  |  |  |  |  |
| RW | RW | RW | RW | RW | RW | RW | RW |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |

## BITS [7:0] - Transmit Byte Count Value

These bits are used to store the amount of repetitions the Transmit BOC message will be sent before an all ones sequence. The default value is " 1 ". If " 0 " is programmed into this register, the transmit BOC will be set continuously. To stop a continuous transmission, the TxBYTE count should be progammed to a definite value, and then re-send the BOC message.

Table 71: Receive FAS Si Register (RFASSIR 0x0177h)

| BIT7 | BIT6 | BIT5 | BIT4 | BIT3 | BIT2 | BIT1 | BIT0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RFASSi[7:0] |  |  |  |  |  |  |  |
| RO | RO | RO | RO | RO | RO | RO | RO |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

## BITS [7:0] - Receive FAS Si Bits

These bits are used to store the most recently received International Bits ( Si ) from the FAS frames within the E1 multiframe. These bits are updated on the multi-frame boundary.

Table 72: Transmit FAS Si Register (RFASSIR 0x0178H)

| BIT7 | BIT6 | BIT5 | BIT4 | BIT3 | BIT2 | BIT1 | BIT0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TFASSi[7:0] |  |  |  |  |  |  |  |
| RW | RW | RW | RW | RW | RW | RW | RW |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

## BITS [7:0] - Transmit FAS Si Bits

These bits are used to store the International Bits (Si) to be transmitted in the FAS frames within the E1 multi-frame. These bits are transmitted, starting on the multi-frame boundary. If the BOC source is set to Si , then it will take priority over this register when enabled.

Table 73: Device iD Register (DEVID)
Hex Address: 0x01FE

| Bit | FUnCTION | TyPE | Default | Description-Operation |
| :---: | :---: | :---: | :---: | :--- |
| $7-0$ | DEVID[7:0] | RO | $0 \times 39$ | DEVID <br> This register is used to identify the XRT86VL30 Framer/LIU. The <br> value of this register is 0x38h. |

Table 74: Revision ID Register (REVID)
Hex Address: 0x01FF

| Bit | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
| :---: | :---: | :---: | :---: | :--- |
| $7-0$ | REVID[7:0] | RO | 00000001 | REVID <br> This register is used to identify the revision number of the XRT86VL30. <br> The value of this register for the first revision is A - 0x01h. <br> Note: The content of this register is subject to change when a newer <br> revision of the device is issued. |

Table 75: Transmit Channel Control Register 0-31 (TCCR 0-31)
Hex Address: 0x0300 to 0x031F

| BIt | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |  |  |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: |
| 7 | LAPDcnt[[1] | R/W | 1 | Transmit LAPD Control <br> These bits select which one of the three Transmit LAPD controller is config- <br> ured to use D/E time slot (Octets 0-31) for transmitting LAPD messages. <br> The following table presents the different settings of these two bits. |  |  |
| 6 | LAPDcnt[[0] |  |  |  |  |  |

XRT86VL30
REV. 1.0.1
SINGLE T1/E1/J1 FRAMER/LIU COMBO - E1 REGISTER DESCRIPTION
Table 75: Transmit Channel Control Register 0-31 (TCCR 0-31)
Hex Address: 0x0300 то 0x031F

| BIT | Function | TYPE | Default |  | Description-Operation |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 3-0 | TxCond(3:0) | R/W | 0000 | Transmit Channel Conditioning for Timeslot $\mathbf{0}$ to 31 <br> These bits allow the user to substitute the input PCM data (Octets 0-31) with internally generated Conditioning Codes prior to transmission to the remote terminal equipment on a per-channel basis. The table below presents the different conditioning codes based on the setting of these bits. <br> Note: Register address 0x0300 represents time slot 0, and address $0 \times 031 \mathrm{~F}$ represents time slot 31 . |  |
|  |  |  |  | TxCond[1:0] | Conditioning Codes |
|  |  |  |  | 0x0 / 0xE | Contents of timeslot octet are unchanged. |
|  |  |  |  | $0 \times 1$ | All 8 bits of the selected timeslot octet are inverted (1's complement) <br> OUTPUT = (TIME_SLOT_OCTET) XOR 0xFF |
|  |  |  |  | $0 \times 2$ | Even bits of the selected timeslot octet are inverted OUTPUT = (TIME_SLOT_OCTET) XOR 0xAA |
|  |  |  |  | 0x3 | Odd bits of the selected time slot octet are inverted OUTPUT = (TIME_SLOT_OCTET) XOR 0x55 |
|  |  |  |  | 0x4 | Contents of the selected timeslot octet will be substituted with the 8 -bit value in the Transmit Programmable User Code Register ( $0 \times 0320-0 \times 0337$ ), |
|  |  |  |  | 0x5 | Contents of the timeslot octet will be substituted with the value 0x7F (BUSY Code) |
|  |  |  |  | $0 \times 6$ | Contents of the timeslot octet will be substituted with the value 0xFF (VACANT Code) |
|  |  |  |  | 0x7 | Contents of the timeslot octet will be substituted with the BUSY time slot code (111\#_\#\#\#\#), where \#\#\#\#\# is the Timeslot number |
|  |  |  |  | 0x8 | Contents of the timeslot octet will be substituted with the MOOF code ( $0 \times 1 \mathrm{~A}$ ) |
|  |  |  |  | $0 \times 9$ | Contents of the timeslot octet will be substituted with the A-Law Digital Milliwatt pattern |
|  |  |  |  | 0xA | Contents of the timeslot octet will be substituted with the $\mu$-Law Digital Milliwatt pattern |
|  |  |  |  | 0xB | The MSB (bit 1) of input data is inverted |
|  |  |  |  | 0xC | All input data except MSB is inverted |
|  |  |  |  | $0 \times D$ | Contents of the timeslot octet will be substituted with the PRBS $X^{15}+X^{14}+1 /$ QRTS pattern <br> Note: PRBS $X^{15}+X^{14}+1$ or QRTS pattern depends on PRBSType selected in the register 0x0123 - bit 7 |
|  |  |  |  | 0xF | D/E time slot - The TxSIGDL[2:0] bits in the Transmit Signaling and Data Link Select Register (0x010A) will determine the data source for D/E time slots. |

Table 76: Transmit User Code Register 0-31 (TUCR 0-31)
Hex Address: 0x0320 to 0x033F

| Bit | FUnction | Type | Default | Description-Operation |
| :---: | :--- | :---: | :---: | :--- |
| $7-0$ | TUCR[7:0] | R/W | b000101111 | Transmit Programmable User code. <br> These eight bits allow users to program any code in this register to <br> replace the input PCM data when the Transmit Channel Control <br> Register (TCCR) is configured to replace timeslot octet with pro- <br> grammable user code. (i.e. if TCCR is set to '0x4') <br> The default value of this register is an IDLE Code (b00010111). |

Table 77: Transmit Signaling Control Register 0-31 (TSCR 0-31) Hex Address: 0x0340 to 0x035F

| ВIt | Function | TYPE | Default | Description-Operation |
| :---: | :---: | :---: | :---: | :---: |
| 7 | A (x) | R/W | See Note | Transmit Signaling bit A or x bit <br> This bit allows users to provide signaling Bit A for octets 0-31 if Channel Associated Signaling (CAS) is enabled and if signaling data is inserted from TSCR register (TxSIGSRC[1:0] = 01 in this register) <br> Note: Users must write to TSCRO (Address 0x0340) the correct CAS alignment bits ( 0 bits) in order to get CAS SYNC at the remote terminal. The xyxx bits can be programmed by writing to TSCR16 (0x0350) and programming the TxSIGSRC[1:0] bits within this register to 'b11'. |
| 6 | B (y) | R/W | See Note | Transmit Signaling bit B or y bit <br> This bit allows users to provide signaling Bit B for octets 0-31 if Channel Associated Signaling (CAS) is enabled and if signaling data is inserted from TSCR register (TxSIGSRC[1:0] = 01 in this register) <br> Note: Users must write to TSCRO (Address 0x0340) the correct CAS alignment bits ( 0 bits) in order to get CAS SYNC at the remote terminal. The xyxx bits can be programmed by writing to TSCR16 (0x0350) and programming the TxSIGSRC[1:0] bits within this register to 'b11'. |
| 5 | C (x) | R/W | See Note | Transmit Signaling bit $\mathbf{C}$ or $\mathbf{x}$ bit <br> This bit allows users to provide signaling Bit C for octets 0-31 if Channel Associated Signaling (CAS) is enabled and if signaling data is inserted from TSCR register (TxSIGSRC[1:0] = 01 in this register) <br> Note: Users must write to TSCRO (Address 0x0340) the correct CAS alignment bits ( 0 bits) in order to get CAS SYNC at the remote terminal. The xyxx bits can be programmed by writing to TSCR16 (0x0350) and programming the TxSIGSRC[1:0] bits within this register to 'b11'. |
| 4 | D (x) | R/W | See Note | Transmit Signaling bit D or x bit <br> This bit allows users to provide signaling Bit D in for octets $0-31$ if Channel Associated Signaling (CAS) is enabled and if signaling data is inserted from TSCR register (TxSIGSRC[1:0] = 01 in this register) <br> Note: Users must write to TSCRO (Address 0x0340) the correct CAS alignment bits ( 0 bits) in order to get CAS SYNC at the remote terminal. The xyxx bits can be programmed by writing to TSCR16 (0x0350) and programming the TxSIGSRC[1:0] bits within this register to 'b11'. |
| 3 | Reserved | - | See Note | Reserved |
| 2 | Reserved | - | See Note | Reserved |

Table 77: Transmit Signaling Control Register 0-31 (TSCR 0-31)
Hex Address: 0x0340 to 0x035F


Note: The default value for register address $0 \times 0340=0 \times 01,0 \times 0341-0 \times 034 \mathrm{~F}=0 \times D 0,0 \times 0350=0 \times B 3,0 \times 0351-0 \times 035 \mathrm{~F}=$ OxDO

Table 78: Receive Channel Control Register x (RCCR 0-31)
Hex Address: 0x0360 to 0x037F

| BIT | Function | TYPE | Default | Description-Operation |
| :---: | :---: | :---: | :---: | :---: |
| 7 | LAPDcntl[1] | R/W | 1 | Receive LAPD Control |
| 6 | LAPDentl[0] | R/W | 0 | These bits select which one of the three Receive LAPD controller will be con- |
|  |  |  |  | LAPDCNTL[1:0] $\quad$ Receive LAPD Controller Selected |
|  |  |  |  | 00 |
|  |  |  |  | $01 \quad$ Receive LAPD Controller 2 |
|  |  |  |  | 10The RxSIGDL[1:0] bits in the Receive Sig- <br> naling and Data Link Select Register <br> (RSDLSR - Address - 0x010C) determine <br> the data source for Receive D/E time slots. |
|  |  |  |  | $11 \quad$ Receive LAPD Controller 3 |
|  |  |  |  | Note: All three LAPD Controller can use D/E timeslots for receiving LAPD messages. However, only LAPD Controller 1 can use datalink for reception. <br> Note: Register $0 \times 0360$ represents D/E time slot 0, and 0x037F represents D/E time slot 31 . |
| 5-4 | Reserved | - | - | Reserved |

Table 78: Receive Channel Control Register x (RCCR 0-31)
Hex Address: 0x0360 to 0x037F

| BIT | Function | TYPE | Default |  | Description-Operation |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 3-0 | RxCOND[3:0] | R/W | 0000 | Receive Channel Conditioning for Timeslot 0 to 31 <br> These bits allow the user to substitute the input line data (Octets 0-31) with internally generated Conditioning Codes prior to transmission to the backplane interface on a per-channel basis. The table below presents the different conditioning codes based on the setting of these bits. <br> Note: Register address $0 \times 0300$ represents time slot 0 , and address 0x031F represents time slot 31. |  |
|  |  |  |  | RxCond[1:0] | Conditioning Codes |
|  |  |  |  | 0x0 / 0xE | Contents of timeslot octet are unchanged. |
|  |  |  |  | $0 \times 1$ | All 8 bits of the selected timeslot octet are inverted (1's complement) OUTPUT = (TIME_SLOT_OCTET) XOR 0xFF |
|  |  |  |  | 0x2 | Even bits of the selected timeslot octet are inverted OUTPUT = (TIME_SLOT_OCTET) XOR 0xAA |
|  |  |  |  | $0 \times 3$ | Odd bits of the selected time slot octet are inverted OUTPUT = (TIME_SLOT_OCTET) XOR 0x55 |
|  |  |  |  | 0x4 | Contents of the selected timeslot octet will be substituted with the 8 -bit value in the Receive Programmable User Code Register (0x0380-0x0397), |
|  |  |  |  | 0x5 | Contents of the timeslot octet will be substituted with the value 0x7F (BUSY Code) |
|  |  |  |  | 0x6 | Contents of the timeslot octet will be substituted with the value 0xFF (VACANT Code) |
|  |  |  |  | 0x7 | Contents of the timeslot octet will be substituted with the BUSY time slot code (111\#_\#\#\#\#), where \#\#\#\#\# is the Timeslot number |
|  |  |  |  | 0x8 | Contents of the timeslot octet will be substituted with the MOOF code ( $0 \times 1 \mathrm{~A}$ ) |
|  |  |  |  | 0x9 | Contents of the timeslot octet will be substituted with the A-Law Digital Milliwatt pattern |
|  |  |  |  | 0xA | Contents of the timeslot octet will be substituted with the $\mu$-Law Digital Milliwatt pattern |
|  |  |  |  | 0xB | The MSB (bit 1) of input data is inverted |
|  |  |  |  | 0xC | All input data except MSB is inverted |
|  |  |  |  | 0xD | Contents of the timeslot octet will be substituted with the PRBS $X^{15}+X^{14}+1 /$ QRTS pattern <br> Note: PRBS $X^{15}+X^{14}+1$ or QRTS pattern depends on PRBSType selected in the register 0x0123 - bit 7 |
|  |  |  |  | 0xF | D/E time slot - The RxSIGDL[2:0] bits in the Transmit Signaling and Data Link Select Register (0x010C) will determine the data source for Receive D/E time slots. |

Table 79: Receive User Code Register 0-31 (RUCR 0-31)
Hex Address: 0x0380 to 0x039F

| Bit | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
| :---: | :---: | :---: | :---: | :--- |
| $7-0$ | RxUSER[7:0] | R/W | 11111111 | Receive Programmable User code. <br> These eight bits allow users to program any code in this register to <br> replace the received data when the Receive Channel Control Regis- <br> ter (RCCR) is configured to replace timeslot octet with the receive <br> programmable user code. (i.e. if RCCR is set to ' $0 \times 4$ ') |

Table 80: Receive Signaling Control Register 0-31 (RSCR 0-31) Hex Address: 0x03A0 to 0x03bF

| BIt | Function | TYPE | Default | Description-Operation |
| :---: | :---: | :---: | :---: | :---: |
| 6 | SIGC_ENB | R/W | 0 | Signaling substitution enable <br> This bit enables or disables signaling substitution on the receive side. Once signaling substitution is enabled, received signaling bits ABCD will be substituted with the ABCD values in the Receive Substitution Signaling Register (RSSR). <br> Signaling substitution only occurs in the output PCM data (RxSERn). Receive Signaling Array Register (RSAR - Address 0x0500-0x051F) and the external Signaling bus (RxSIG_n) output pin will not be affected. <br> $0=$ Disables signaling substitution on the receive side. <br> 1 = Enables signaling substitution on the receive side. |
| 5 | OH _ENB | R/W | 0 | Signaling OH interface output enable <br> This bit enables or disables signaling information to output via the Receive Overhead pin (RxOH_n). The signaling information in the receive signaling array registers (RSAR - Address 0x0500-0x051F) is output to the receive overhead output pin $\left(\mathrm{RxOH} \_n\right)$ if this bit is enabled. <br> $0=$ Disables signaling information to output via $\mathrm{RxOH} \_$n. <br> 1 = Enables signaling information to output via RxOH_n. |
| 4 | DEB_ENB | R/W | 0 | Per-channel debounce enable <br> This bit enables or disables the signaling debounce feature. When this feature is enabled, the per-channel signaling state must be in the same state for 2 superframes before the Receive Framer updates signaling information on the Receive Signaling Array Register (RSAR) and the Signaling Pin (RxSIGn). If the signaling bits for two consecutive superframes are not the same, the current state of RSAR and RxSIG will not change. <br> When this feature is disabled, RSAR and RxSIG will be updated as soon as the receive signaling bits have changed. <br> $0=$ Disables the Signaling Debounce feature. <br> 1 = Enables the Signaling Debounce feature. |

Table 80: Receive Signaling Control Register 0-31 (RSCR 0-31) Hex Address: 0x03A0 to 0x03bF

| BIT | Function | TYPE | Default |  | Description-Operation |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 3 | RxSIGC[1] | R/W | 0 | Signaling conditioning |  |
| 2 | RxSIGC[0] | R/W | 0 | These bits allow user to select the format of signaling substitution on a per-channel basis, as presented in the table below. |  |
|  |  |  |  | RxSIGC[1:0] | Signaling Substitution Schemes |
|  |  |  |  | 00 | Substitutes all signaling bits with one. |
|  |  |  |  | 01 | Enables 16-code (A,B,C,D) signaling substitution. <br> Users must write to bits 3-0 in the Receive Signaling Substitution Register (RSSR) to provide the 16 -code ( $A, B, C, D$ ) signaling substitution values. |
|  |  |  |  | 10 | Enables 4-code (A,B) signaling substitution. Users must write to bits 4-5 in the Receive Signaling Substitution Register (RSSR) to provide the 4 -code $(A, B)$ signaling substitution values. |
|  |  |  |  | 11 | Enables 2-code (A) signaling substitution. <br> Users must write to bit 6 in the Receive Signaling Substitution Register (RSSR) to provide the 2-code (A) signaling substitution values. |
| 1 | RxSIGE[1] | R/W | 0 | Receive Signaling Extraction. <br> These bits control per-channel signaling extraction as presented in the table below. Signaling information can be extracted to the Receive Signaling Array Register (RSAR), the Receive Signaling Output pin (RxSIG_n) if the Receive SIgnaling Interface is enable, or the Receive Overhead Interface output ( RxOH _n) if OH_ENB bit is enabled. (bit 5 of this register). |  |
| 0 | RxSIGE[0] | R/W | 0 |  |  |
|  |  |  |  | RxSIGE[1:0] | Signaling Extraction Schemes |
|  |  |  |  | 00 | No signaling information is extracted. |
|  |  |  |  | 01 | Enables 16-code (A,B,C,D) signaling extraction. <br> All signaling bits $A, B, C, D$ will be extracted. |
|  |  |  |  | 10 | Enables 4-code (A,B) signaling extraction Only signaling bits $A, B$ will be extracted. |
|  |  |  |  | 11 | Enables 2-code (A) signaling extraction Only signaling bit A will be extracted. |

Table 81: Receive Substitution Signaling Register 0-31 (RSSR 0-31) Hex Address 0x03C0 to 0x03DF

| BIt | Function | TYPE | Default | Description-Operation |
| :---: | :---: | :---: | :---: | :---: |
| 6 | SIG2-A | R/W | 0 | 2-code signaling A <br> This bit provides the value of signaling bit A to substitute the receive signaling bit A when 2-code signaling substitution is enabled. Register address $0 \times 03 \mathrm{C} 0$ represents time slot 0 , and $0 \times 03 \mathrm{DF}$ represents time slot 31 . |
| 5 | SIG4-B | R/W | 0 | 4-code signaling B <br> This bit provides the value of signaling bit $B$ to substitute the receive signaling bit $B$ when 4 -code signaling substitution is enabled. Register address $0 \times 03 \mathrm{C} 0$ represents time slot 0 , and $0 \times 03 \mathrm{DF}$ represents time slot 31 . |
| 4 | SIG4-A | R/W | 0 | 4-code signaling A <br> This bit provides the value of signaling bit A to substitute the receive signaling bit A when 4 -code signaling substitution is enabled. Register address $0 \times 03 \mathrm{C} 0$ represents time slot 0 , and $0 \times 03 \mathrm{DF}$ represents time slot 31 . |
| 3 | SIG16-D | R/W | 0 | 16 -code signaling D <br> This bit provides the value of signaling bit $D$ to substitute the receive signaling bit D when 16 -code signaling substitution is enabled. Register address $0 \times 03 \mathrm{C} 0$ represents time slot 0 , and $0 \times 03 \mathrm{DF}$ represents time slot 31. |
| 2 | SIG16-C | R/W | 0 | 16 -code signaling C <br> This bit provides the value of signaling bit C to substitute the receive signaling bit $C$ when 16 -code signaling substitution is enabled. Register address $0 \times 03 \mathrm{C} 0$ represents time slot 0 , and $0 \times 03 \mathrm{DF}$ represents time slot 31. |
| 1 | SIG16-B | R/W | 0 | 16-code signaling B <br> This bit provides the value of signaling bit B to substitute the receive signaling bit $B$ when 16 -code signaling substitution is enabled. Register address $0 \times 03 \mathrm{C} 0$ represents time slot 0 , and $0 \times 03 \mathrm{DF}$ represents time slot 31. |
| 0 | SIG16-A | R/W | 0 | 16-code signaling A <br> This bit provides the value of signaling bit A to substitute the receive signaling bit A when 16 -code signaling substitution is enabled. Register address 0x03C0 represents time slot 0, and 0x03DF represents time slot 31. |

Table 82: Receive Signaling Array Register 0-31 (RSAR 0-31) Hex Address: 0x0500 to 0x051F

| Bit | Function | Type | Default | Description-Operation |
| :---: | :--- | :---: | :---: | :--- |
| $7-4$ | Reserved | - | - | Reserved |
| 3 | A | RO | 0 | These READ ONLY registers reflect the most recently received sig- <br> naling value (A,B,C,D) associated with timeslot 0 to 31. If signaling <br> debounce feature is enabled, the received signaling state must be <br> the same for 2 superframes before this register is updated. If the <br> signaling bits for two consecutive superframes are not the same, the <br> current value of this register will not be changed. <br> If the signaling debounce or sig feature is disabled, this register is <br> updated as soon as the received signaling bits have changed. <br> Note: <br> 2 B |
| 1 | C | RO content of this register only has meaning when the |  |  |
| framer is using Channel Associated Signaling. |  |  |  |  |

Table 83: LAPD Buffer 0 Control Register (LAPDBCRO)
Hex Address: 0x0600

| BIt | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
| :--- | :--- | :---: | :---: | :--- |$|$| 7-0 LAPD Buffer 0 |
| :--- |

Table 84: LAPD Buffer 1 Control Register (LAPDBCR1)
Hex Address: 0x0700

| BIt | Function | TYPE | Default | Description-Operation |
| :---: | :---: | :---: | :---: | :---: |
| 7-0 | LAPD Buffer 1 | R/W | 0 | LAPD Buffer 1 (96-Bytes) Auto Incrementing <br> This register is used to transmit and receive LAPD messages within buffer 1 of the HDLC controller. Any one of the HDLC controller can be is chosen in the LAPD Select Register (0x011B). Users should determine the next available buffer by reading the BUFAVAL bit (bit 7 of the Transmit Data Link Byte Count Register 1 (address 0x0114), Register 2 ( $0 \times 0144$ ) and Register 3 ( $0 \times 0154$ ) depending on which HDLC controller is selected. If buffer 1 is available, writing to buffer 1 will insert the message into the outgoing LAPD frame after the LAPD message is sent and the data from the transmit buffer 1 cannot be retrieved. <br> After detecting the Receive end of transfer interrupt (RxEOT), users should read the RBUFPTR bit (bit 7 of the Receive Data Link Byte Count Register 1 (address 0x0115), Register 2 (0x0145), or Register 3 ( $0 \times 0155$ ) depending on which HDLC controller is selected) to determine which buffer contains the received LAPD message ready to be read. If RBUFPTR bit indicates that buffer 1 is available to be read, reading buffer 1 (Register 0x0700) continuously will retrieve the entire received LAPD message. <br> NOTE: When writing to or reading from Buffer 0, the register is automatically incremented such that the entire 96 Byte LAPD message can be written into or read from buffer 0 (Register 0x0600) continuously. |

Table 85: PMON Receive Line Code Violation Counter MSB (RLCVCU)
Hex Address: 0x0900

| BIt | Function | TYPE | Default | Description-Operation |
| :---: | :---: | :---: | :---: | :---: |
| 7 | RLCVC[15] | RUR | 0 | Performance Monitor "Receive Line Code Violation" 16-Bit Counter - Upper Byte: <br> These RESET-upon-READ bits, along with that within the PMON Receive Line Code Violation Counter Register LSB combine to reflect the cumulative number of instances that Line Code Violation has been detected by the Receive E1 Framer block since the last read of this register. <br> This register contains the Most Significant byte of this 16 -bit of the Line Code Violation counter. <br> Note: For all 16-bit wide PMON registers, user must read the MSB counter first before reading the LSB counter in order to read the accurate PMON counts. To clear PMON count, user must read the MSB counter first before reading the LSB counter in order to clear the PMON count. |
| 6 | RLCVC[14] | RUR | 0 |  |
| 5 | RLCVC[13] | RUR | 0 |  |
| 4 | RLCVC[12] | RUR | 0 |  |
| 3 | RLCVC[11] | RUR | 0 |  |
| 2 | RLCVC[10] | RUR | 0 |  |
| 1 | RLCVC[9] | RUR | 0 |  |
| 0 | RLCVC[8] | RUR | 0 |  |

Table 86: PMON Receive Line Code Violation Counter LSB (RLCVCL)
Hex Address: 0x0901

| Віт | Function | TYPE | Default | Description-Operation |
| :---: | :---: | :---: | :---: | :---: |
| 7 | RLCVC[7] | RUR | 0 | Performance Monitor "Receive Line Code Violation" 16-Bit Counter - Lower Byte: <br> These RESET-upon-READ bits, along with that within the PMON Receive Line Code Violation Counter Register MSB combine to reflect the cumulative number of instances that Line Code Violation has been detected by the Receive E1 Framer block since the last read of this register. <br> This register contains the Least Significant byte of this 16 -bit of the Line Code Violation counter. <br> Note: For all 16 -bit wide PMON registers, user must read the MSB counter first before reading the LSB counter in order to read the accurate PMON counts. To clear PMON count, user must read the MSB counter first before reading the LSB counter in order to clear the PMON count. |
| 6 | RLCVC[6] | RUR | 0 |  |
| 5 | RLCVC[5] | RUR | 0 |  |
| 4 | RLCVC[4] | RUR | 0 |  |
| 3 | RLCVC[3] | RUR | 0 |  |
| 2 | RLCVC[2] | RUR | 0 |  |
| 1 | RLCVC[1] | RUR | 0 |  |
| 0 | RLCVC[0] | RUR | 0 |  |

## Table 87: PMON Receive Framing Alignment Bit Error Counter MSB (RFAECU) Hex Address: 0x0902

| BIT | Function | TYPE | Default | Description-Operation |
| :---: | :---: | :---: | :---: | :---: |
| 7 | RFAEC[15] | RUR | 0 | Performance Monitor "Receive Framing Alignment Error 16-Bit Counter" - Upper Byte: <br> These RESET-upon-READ bits, along with that within the "PMON Receive Framing Alignment Error Counter Register LSB" combine to reflect the cumulative number of instances that the Receive Framing Alignment errors has been detected by the Receive E1 Framer block since the last read of this register. <br> This register contains the Most Significant byte of this 16-bit of the Receive Framing Alignment Error counter. <br> Note: For all 16-bit wide PMON registers, user must read the MSB counter first before reading the LSB counter in order to read the accurate PMON counts. To clear PMON count, user must read the MSB counter first before reading the LSB counter in order to clear the PMON count. |
| 6 | RFAEC[14] | RUR | 0 |  |
| 5 | RFAEC[13] | RUR | 0 |  |
| 4 | RFAEC[12] | RUR | 0 |  |
| 3 | RFAEC[11] | RUR | 0 |  |
| 2 | RFAEC[10] | RUR | 0 |  |
| 1 | RFAEC[9] | RUR | 0 |  |
| 0 | RFAEC[8] | RUR | 0 |  |

Table 88: PMON Receive Framing Alignment Bit Error Counter LSB (RFAECL) Hex Address: $0 \times 0903$

| BIT | Function | TYPE | Default | DESCRIPTION-OPERATION |
| :---: | :---: | :---: | :---: | :---: |
| 7 | RFAEC[7] | RUR | 0 | Performance Monitor "Receive Framing Alignment Error 16-Bit Counter" - Lower Byte: <br> These RESET-upon-READ bits, along with that within the "PMON Receive Framing Alignment Error Counter Register MSB" combine to reflect the cumulative number of instances that the Receive Framing Alignment errors has been detected by the Receive E1 Framer block since the last read of this register. <br> This register contains the Least Significant byte of this 16-bit of the Receive Framing Alignment Error counter. <br> Nоте: For all 16-bit wide PMON registers, user must read the MSB counter first before reading the LSB counter in order to read the accurate PMON counts. To clear PMON count, user must read the MSB counter first before reading the LSB counter in order to clear the PMON count. |
| 6 | RFAEC[6] | RUR | 0 |  |
| 5 | RFAEC[5] | RUR | 0 |  |
| 4 | RFAEC[4] | RUR | 0 |  |
| 3 | RFAEC[3] | RUR | 0 |  |
| 2 | RFAEC[2] | RUR | 0 |  |
| 1 | RFAEC[1] | RUR | 0 |  |
| 0 | RFAEC[0] | RUR | 0 |  |

Table 89: PMON Receive Severely Errored Frame Counter (RSEFC)
Hex Address: 0x0904

| BIT | Function | TYPE | Default | Description-Operation |
| :---: | :---: | :---: | :---: | :---: |
| 7 | RSEFC[7] | RUR | 0 | Performance Monitor - Receive Severely Errored frame Counter (8-bit Counter) <br> These Reset-Upon-Read bit fields reflect the cumulative number of instances that Receive Severely Errored Frames have been detected by the E1 Framer since the last read of this register. Severely Errored Frame is defined as the occurrence of two consecutive errored frame alignment signals without causing loss of frame condition. |
| 6 | RSEFC[6] | RUR | 0 |  |
| 5 | RSEFC[5] | RUR | 0 |  |
| 4 | RSEFC[4] | RUR | 0 |  |
| 3 | RSEFC[3] | RUR | 0 |  |
| 2 | RSEFC[2] | RUR | 0 |  |
| 1 | RSEFC[1] | RUR | 0 |  |
| 0 | RSEFC[0] | RUR | 0 |  |

Table 90: PMON Receive CRC-4 Bit Error Counter - MSB (RSBBECU)
Hex Address: 0x0905

| BIt | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |  |
| :---: | :--- | :---: | :---: | :---: | :---: |
| 7 | RSBBEC[15] | RUR | 0 | Performance Monitor "Receive Synchronization Bit Error 16-Bit <br> Counter" - Upper Byte: <br> These RESET-upon-READ bits, along with that within the "PMON <br> Receive Synchronization Bit Error Counter Register LSB" combine <br> to reflect the cumulative number of instances that the Receive Syn- <br> chronization Bit errors has been detected by the Receive E1 Framer <br> block since the last read of this register. <br> This register contains the Most Significant byte of this 16-bit of the <br> Receive Synchronization Bit Error counter. |  |
| 6 | RSBBEC[14] | RUR | 0 | RUR | 0 |
| 4 | RSBBEC[12] | RUR | 0 | RUR | 0 |
| 3 | RSBBEC[11] | RSBBEC[10] | RUR | 0 | RUR |

Table 91: PMON Receive CRC-4 Block Error Counter - LSB (RSBBECL)
Hex Address: 0x0906

| BIT | Function | TYPE | Default | Description-Operation |
| :---: | :---: | :---: | :---: | :---: |
| 7 | RSBBEC[7] | RUR | 0 | Performance Monitor "Receive Synchronization Bit Error 16-Bit Counter" - Lower Byte: <br> These RESET-upon-READ bits, along with that within the "PMON Receive Synchronization Bit Error Counter Register MSB" combine to reflect the cumulative number of instances that the Receive Synchronization Bit errors has been detected by the Receive E1 Framer block since the last read of this register. <br> This register contains the Least Significant byte of this 16-bit of the Receive Synchronization Bit Error counter. <br> Note: For all 16-bit wide PMON registers, user must read the MSB counter first before reading the LSB counter in order to read the accurate PMON counts. To clear PMON count, user must read the MSB counter first before reading the LSB counter in order to clear the PMON count. |
| 6 | RSBBEC[6] | RUR | 0 |  |
| 5 | RSBBEC[5] | RUR | 0 |  |
| 4 | RSBBEC[4] | RUR | 0 |  |
| 3 | RSBBEC[3] | RUR | 0 |  |
| 2 | RSBBEC[2] | RUR | 0 |  |
| 1 | RSBBEC[1] | RUR | 0 |  |
| 0 | RSBBEC[0] | RUR | 0 |  |

Table 92: PMON Receive Far-End BLock Error Counter - MSB (RFEBECU)
Hex Address: 0x0907

| ВIT | Function | TYPE | Default | Description-Operation |
| :---: | :---: | :---: | :---: | :---: |
| 7 | RFEBEC[15] | RUR | 0 | Performance Monitor - Receive Far-End Block Error 16-Bit <br> Counter - Upper Byte: <br> These RESET-upon-READ bits, along with that within the "PMON Receive Far-End Block Error Counter Register LSB" combine to reflect the cumulative number of instances that the Receive Far-End Block errors has been detected by the Receive E1 Framer block since the last read of this register. <br> This register contains the Most Significant byte of this 16-bit of the Receive Far-End Block Error counter. <br> Note: The Receive Far-End Block Error Counter will increment once each time the received E-bit is set to zero. This counter is disabled during loss of sync at either the FAS or CRC-4 level and it will continue to count if loss of multiframe sync occurs at the CAS level. <br> Note: For all 16-bit wide PMON registers, user must read the MSB counter first before reading the LSB counter in order to read the accurate PMON counts. To clear PMON count, user must read the MSB counter first before reading the LSB counter in order to clear the PMON count. |
| 6 | RFEBEC[14] | RUR | 0 |  |
| 5 | RFEBEC[13] | RUR | 0 |  |
| 4 | RFEBEC[12] | RUR | 0 |  |
| 3 | RFEBEC[11] | RUR | 0 |  |
| 2 | RFEBEC[10] | RUR | 0 |  |
| 1 | RFEBEC[9] | RUR | 0 |  |
| 0 | RFEBEC[8] | RUR | 0 |  |
|  |  |  |  |  |

Table 93: PMON Receive Far End Block Error Counter -LSB (RFEBECL)
Hex Address: 0x0908

| BIT | Function | TYPE | Default | Description-Operation |
| :---: | :---: | :---: | :---: | :---: |
| 7 | RFEBEC[7] | RUR | 0 | Performance Monitor - Receive Far-End Block Error 16-Bit Counter - Lower Byte: <br> These RESET-upon-READ bits, along with that within the "PMON Receive Far-End Block Error Counter Register MSB" combine to reflect the cumulative number of instances that the Receive Far-End Block errors has been detected by the Receive E1 Framer block since the last read of this register. <br> This register contains the Least Significant byte of this 16 -bit of the Receive Far-End Block Error counter. <br> Note: The Receive Far-End Block Error Counter will increment once each time the received E-bit is set to zero. This counter is disabled during loss of sync at either the FAS or CRC-4 level and it will continue to count if loss of multiframe sync occurs at the CAS level. <br> Nоте: For all 16-bit wide PMON registers, user must read the MSB counter first before reading the LSB counter in order to read the accurate PMON counts. To clear PMON count, user must read the MSB counter first before reading the LSB counter in order to clear the PMON count. |
| 6 | RFEBEC[6] | RUR | 0 |  |
| 5 | RFEBEC[5] | RUR | 0 |  |
| 4 | RFEBEC[4] | RUR | 0 |  |
| 3 | RFEBEC[3] | RUR | 0 |  |
| 2 | RFEBEC[2] | RUR | 0 |  |
| 1 | RFEBEC[1] | RUR | 0 |  |
| 0 | RFEBEC[0] | RUR | 0 |  |

Table 94: PMON Receive Slip Counter (RSC)
Hex Address: 0x0909

| BIT | Function | TYPE | Default | Description-Operation |
| :---: | :---: | :---: | :---: | :---: |
| 7 | RSC[7] | RUR | 0 | Performance Monitor - Receive Slip Counter (8-bit Counter) <br> These Reset-Upon-Read bit fields reflect the cumulative number of instances that Receive Slip events have been detected by the E1 Framer since the last read of this register. <br> Note: A slip event is defined as a replication or deletion of a E1 frame by the receive slip buffer. |
| 6 | RSC[6] | RUR | 0 |  |
| 5 | RSC[5] | RUR | 0 |  |
| 4 | RSC[4] | RUR | 0 |  |
| 3 | RSC[3] | RUR | 0 |  |
| 2 | RSC[2] | RUR | 0 |  |
| 1 | RSC[1] | RUR | 0 |  |
| 0 | RSC[0] | RUR | 0 |  |

Table 95: PMON Receive Loss of Frame Counter (RLFC)
Hex Address: 0x090A

| BIT | Function | TYPE | Default | Description-Operation |
| :---: | :---: | :---: | :---: | :---: |
| 7 | RLFC[7] | RUR | 0 | Performance Monitor - Receive Loss of Frame Counter (8-bit Counter) <br> These Reset-Upon-Read bit fields reflect the cumulative number of instances that Receive Loss of Frame condition have been detected by the E1 Framer since the last read of this register. |
| 6 | RLFC[6] | RUR | 0 |  |
| 5 | RLFC[5] | RUR | 0 |  |
| 4 | RLFC[4] | RUR | 0 | Note: This counter counts once every time the Loss of Frame condition is declared. This counter provides the capability to measure an accumulation of short failure events. |
| 3 | RLFC[3] | RUR | 0 |  |
| 2 | RLFC[2] | RUR | 0 |  |
| 1 | RLFC[1] | RUR | 0 |  |
| 0 | RLFC[0] | RUR | 0 |  |

Table 96: PMON Receive Change of Frame Alignment Counter (RCFAC)
Hex Address: 0x090B

| ВIt | Function | TYPE | Default | Description-Operation |
| :---: | :---: | :---: | :---: | :---: |
| 7 | RCFAC[7] | RUR | 0 | Performance Monitor - Receive Change of Frame Alignment Counter (8-bit Counter) <br> These Reset-Upon-Read bit fields reflect the cumulative number of instances that Receive Change of Framing Alignment have been detected by the E1 Framer since the last read of this register. <br> Nоте: Change of Framing Alignment (COFA) is declared when the newly-locked framing pattern is different from the one offered by off-line framer. |
| 6 | RCFAC[6] | RUR | 0 |  |
| 5 | RCFAC[5] | RUR | 0 |  |
| 4 | RCFAC[4] | RUR | 0 |  |
| 3 | RCFAC[3] | RUR | 0 |  |
| 2 | RCFAC[2] | RUR | 0 |  |
| 1 | RCFAC[1] | RUR | 0 |  |
| 0 | RCFAC[0] | RUR | 0 |  |

Table 97: PMON LAPD Frame Check Sequence Error Counter 1 (LFCSEC1) Hex Address: 0x090C

| BIT | Function | TYPE | Default | Description-Operation |
| :---: | :---: | :---: | :---: | :---: |
| 7 | FCSEC1[7] | RUR | 0 | Performance Monitor - LAPD 1 Frame Check Sequence Error Counter (8-bit Counter) <br> These Reset-Upon-Read bit fields reflect the cumulative number of instances that Frame Check Sequence Error have been detected by the LAPD Controller 1 since the last read of this register. |
| 6 | FCSEC1[6] | RUR | 0 |  |
| 5 | FCSEC1[5] | RUR | 0 |  |
| 4 | FCSEC1[4] | RUR | 0 |  |
| 3 | FCSEC1[3] | RUR | 0 |  |
| 2 | FCSEC1[2] | RUR | 0 |  |
| 1 | FCSEC1[1] | RUR | 0 |  |
| 0 | FCSEC1[0] | RUR | 0 |  |

Table 98: PMON PRBS Bit Error Counter MSB (PBECU)
Hex Address: 0x090D

| BIt | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
| :---: | :--- | :---: | :---: | :--- |
| 7 | PRBSE[15] | RUR | 0 | Performance Monitor - E1 PRBS Bit Error 16-Bit Counter - <br> Upper Byte: |
| 6 | PRBSE[14] | RUR | 0 | These RESET-upon-READ bits, along with that within the "PMON |
| E1 PRBS Bit Error Counter Register LSB" combine to reflect the |  |  |  |  |
| cumulative number of instances that the ReceiveE1 PRBS Bit errors |  |  |  |  |
| has been detected by the Receive E1 Framer block since the last |  |  |  |  |
| read of this register. |  |  |  |  |
| This register contains the Most Significant byte of this 16-bit of the |  |  |  |  |
| Receive E1 PRBS Bit Error counter. |  |  |  |  |
| Note: For all 16-bit wide PMON registers, user must read the MSB |  |  |  |  |
| counter first before reading the LSB counter in order to read |  |  |  |  |
| the accurate PMON counts. To clear PMON count, user |  |  |  |  |
| must read the MSB counter first before reading the LSB |  |  |  |  |
| counter in order to clear the PMON count. |  |  |  |  |

Table 99: PMON PRBS Bit Error Counter LSB (PBECL)
Hex Address: 0x090E

| BIT | Function | TYPE | Default | DESCRIPTION-OpERATION |
| :---: | :---: | :---: | :---: | :---: |
| 7 | PRBSE[7] | RUR | 0 | Performance Monitor - E1 PRBS Bit Error 16-Bit Counter Lower Byte: <br> These RESET-upon-READ bits, along with that within the "PMON E1 PRBS Bit Error Counter Register MSB" combine to reflect the cumulative number of instances that the ReceiveE1 PRBS Bit errors has been detected by the Receive E1 Framer block since the last read of this register. <br> This register contains the Least Significant byte of this 16-bit of the Receive E1 PRBS Bit Error counter. <br> Nоте: For all 16-bit wide PMON registers, user must read the MSB counter first before reading the LSB counter in order to read the accurate PMON counts. To clear PMON count, user must read the MSB counter first before reading the LSB counter in order to clear the PMON count. |
| 6 | PRBSE[6] | RUR | 0 |  |
| 5 | PRBSE[5] | RUR | 0 |  |
| 4 | PRBSE[4] | RUR | 0 |  |
| 3 | PRBSE[3] | RUR | 0 |  |
| 2 | PRBSE[2] | RUR | 0 |  |
| 1 | PRBSE[1] | RUR | 0 |  |
| 0 | PRBSE[0] | RUR | 0 |  |

## Table 100: PMON Transmit Slip Counter (TSC)

Hex Address: 0x090F

| ВIt | Function | TYPE | Default | Description-Operation |
| :---: | :---: | :---: | :---: | :---: |
| 7 | TxSLIP[7] | RUR | 0 | Performance Monitor - Transmit Slip Counter (8-bit Counter) <br> These Reset-Upon-Read bit fields reflect the cumulative number of instances that Transmit Slip events have been detected by the E1 Framer since the last read of this register. <br> Note: A slip event is defined as a replication or deletion of a E1 frame by the transmit slip buffer. |
| 6 | TxSLIP[6] | RUR | 0 |  |
| 5 | TxSLIP[5] | RUR | 0 |  |
| 4 | TxSLIP[4] | RUR | 0 |  |
| 3 | TxSLIP[3] | RUR | 0 |  |
| 2 | TxSLIP[2] | RUR | 0 |  |
| 1 | TxSLIP[1] | RUR | 0 |  |
| 0 | TxSLIP[0] | RUR | 0 |  |

Table 101: PMON Excessive Zero Violation Counter MSB (EZVCU)
Hex Address: 0x0910

| BIT | Function | TYPE | Default | Description-Operation |
| :---: | :---: | :---: | :---: | :---: |
| 7 | EZVC[15] | RUR | 0 | Performance Monitor - E1 Excessive Zero Violation 16-Bit Counter - Upper Byte: <br> These RESET-upon-READ bits, along with that within the "PMON E1 Excessive Zero Violation Counter Register LSB" combine to reflect the cumulative number of instances that the ReceiveE1 Excessive Zero Violation has been detected by the Receive E1 Framer block since the last read of this register. <br> This register contains the Most Significant byte of this 16-bit of the Receive E1 Excessive Zero Violation counter. <br> Note: For all 16-bit wide PMON registers, user must read the MSB counter first before reading the LSB counter in order to read the accurate PMON counts. To clear PMON count, user must read the MSB counter first before reading the LSB counter in order to clear the PMON count. |
| 6 | EZVC[14] | RUR | 0 |  |
| 5 | EZVC[13] | RUR | 0 |  |
| 4 | EZVC[12] | RUR | 0 |  |
| 3 | EZVC[11] | RUR | 0 |  |
| 2 | EZVC[10] | RUR | 0 |  |
| 1 | EZVC[9] | RUR | 0 |  |
| 0 | EZVC[8] | RUR | 0 |  |

Table 102: PMON Excessive Zero Violation Counter LSB (EZVCL)
Hex Address: 0x0911

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
| :---: | :--- | :---: | :---: | :--- |
| 7 | EZVC[7] | RUR | 0 | Performance Monitor - E1 Excessive Zero Violation 16-Bit <br> Counter - Lower Byte: |
| These RESET-upon-READ bits, along with that within the "PMON |  |  |  |  |
| 6 | EZVC[6] | RUR | 0 | RUR |
| Excessive Zero Violation Counter Register MSB" combine to |  |  |  |  |
| reflect the cumulative number of instances that the ReceiveE1 |  |  |  |  |
| Excessive Zero Violation has been detected by the Receive E1 |  |  |  |  |
| Framer block since the last read of this register. |  |  |  |  |
| This register contains the Least Significant byte of this 16-bit of the |  |  |  |  |
| Receive E1 Excessive Zero Violation counter. |  |  |  |  |
| NotE: For all 16-bit wide PMON registers, user must read the MSB |  |  |  |  |
| counter first before reading the LSB counter in order to read |  |  |  |  |
| the accurate PMON counts. To clear PMON count, user |  |  |  |  |
| must read the MSB counter first before reading the LSB |  |  |  |  |
| counter in order to clear the PMON count. |  |  |  |  |

Table 103: PMON Frame Check Sequence Error Counter 2 (LFCSEC2)
Hex Address: 0x091C

| BIT | Function | TYPE | Default | DESCRIPTION-OPERATION |
| :---: | :---: | :---: | :---: | :---: |
| 7 | FCSEC2[7] | RUR | 0 | Performance Monitor - LAPD 2 Frame Check Sequence Error Counter (8-bit Counter) <br> These Reset-Upon-Read bit fields reflect the cumulative number of instances that Frame Check Sequence Error have been detected by the LAPD Controller 2 since the last read of this register. |
| 6 | FCSEC2[6] | RUR | 0 |  |
| 5 | FCSEC2[5] | RUR | 0 |  |
| 4 | FCSEC2[4] | RUR | 0 |  |
| 3 | FCSEC2[3] | RUR | 0 |  |
| 2 | FCSEC2[2] | RUR | 0 |  |
| 1 | FCSEC2[1] | RUR | 0 |  |
| 0 | FCSEC2[0] | RUR | 0 |  |

Table 104: PMON Frame Сheck Sequence Error Counter 3 (LFCSEC3)
Hex Address: 0x092C

| BIT | Function | TYPE | Default | Description-Operation |
| :---: | :---: | :---: | :---: | :---: |
| 7 | FCSEC3[7] | RUR | 0 | Performance Monitor - LAPD 3 Frame Check Sequence Error Counter (8-bit Counter) <br> These Reset-Upon-Read bit fields reflect the cumulative number of instances that Frame Check Sequence Error have been detected by the LAPD Controller 3 since the last read of this register. |
| 6 | FCSEC3[6] | RUR | 0 |  |
| 5 | FCSEC3[5] | RUR | 0 |  |
| 4 | FCSEC3[4] | RUR | 0 |  |
| 3 | FCSEC3[3] | RUR | 0 |  |
| 2 | FCSEC3[2] | RUR | 0 |  |
| 1 | FCSEC3[1] | RUR | 0 |  |
| 0 | FCSEC3[0] | RUR | 0 |  |

Table 105: Block Interrupt Status Register (BISR)
Hex Address: 0x0B00

| BIT | Function | TYPE | Default | Description-Operation |
| :---: | :---: | :---: | :---: | :---: |
| 7 | Sa6 | RO | 0 | Sa6 Block Interrupt Status <br> This bit Indicates whether or not the SA 6 block has an interrupt request awaiting service. <br> 0 - Indicates no outstanding SA 6 block interrupt request is awaiting service <br> 1 - Indicates the SA 6 block has an interrupt request awaiting service. Interrupt Service routine should branch to the interrupt source and read the SA6 block Interrupt Status register (address 0x0B0C) to clear the interrupt <br> Note: This bit will be reset to 0 after the microprocessor has performed a read to the SA6 Interrupt Status Register |
| 6 | Reserved |  |  | For T1 mode only |
| 5 | RxClkLOS | RO | 0 | Loss of Recovered Clock Interrupt Status <br> This bit indicates whether or not the E1 receive framer is currently declaring the "Loss of Recovered Clock" interrupt. <br> 0 = Indicates that the E1 Receive Framer Block is NOT currently declaring the "Loss of Recovered Clock" interrupt. <br> 1 = Indicates that the E1 Receive Framer Block is currently declaring the "Loss of Recovered Clock" interrupt. <br> Note: This bit is only active if the clock loss detection feature is enabled (Register - 0x0100) |
| 4 | ONESEC | RO | 0 | One Second Interrupt Status <br> This bit indicates whether or not the E1 receive framer block is currently declaring the "One Second" interrupt. <br> 0 = Indicates that the E1 Receive Framer Block is NOT currently declaring the "One Second" interrupt. <br> 1 = Indicates that the E1 Receive Framer Block is currently declaring the "One Second" interrupt. |
| 3 | HDLC | RO | 0 | HDLC Block Interrupt Status <br> This bit indicates whether or not the HDLC block has any interrupt request awaiting service. <br> $0=$ Indicates no outstanding HDLC block interrupt request is awaiting service <br> 1 = Indicates HDLC Block has an interrupt request awaiting service. Interrupt Service routine should branch to the interrupt source and read the corresponding Data Link Status Registers (address 0x0B06, 0x0B16, 0x0B26, 0x0B10, 0x0B18, 0x0B28) to clear the interrupt. <br> Note: This bit will be reset to 0 after the microprocessor has performed a read to the corresponding Data Link Status Registers that generated the interrupt. |

## Table 105: Block Interrupt Status Register (BISR)

Hex Address: 0x0B00

| BIT | Function | TYPE | Default | Description-Operation |
| :---: | :---: | :---: | :---: | :---: |
| 2 | SLIP | RO | 0 | Slip Buffer Block Interrupt Status <br> This bit indicates whether or not the Slip Buffer block has any outstanding interrupt request awaiting service. <br> $0=$ Indicates no outstanding Slip Buffer Block interrupt request is awaiting service <br> 1 = Indicates Slip Buffer block has an interrupt request awaiting service. Interrupt Service routine should branch to the interrupt source and read the Slip Buffer Interrupt Status register (address 0x0B08) to clear the interrupt <br> Note: This bit will be reset to 0 after the microprocessor has performed a read to the Slip Buffer Interrupt Status Register. |
| 1 | ALARM | RO | 0 | Alarm \& Error Block Interrupt Status <br> This bit indicates whether or not the Alarm \& Error Block has any outstanding interrupt request awaiting service. <br> $0=$ Indicates no outstanding interrupt request is awaiting service <br> 1 = Indicates the Alarm \& Error Block has an interrupt request awaiting service. Interrupt service routine should branch to the interrupt source and read the corresponding alarm and error status registers (address 0x0B02, 0x0B0E, 0x0B40) to clear the interrupt. <br> Note: This bit will be reset to 0 after the microprocessor has performed a read to the corresponding Alarm \& Error Interrupt Status register that generated the interrupt. |
| 0 | E1 FRAME | RO | 0 | E1 Framer Block Interrupt Status <br> This bit indicates whether or not the E1 Framer block has any outstanding interrupt request awaiting service. <br> $0=$ Indicates no outstanding interrupt request is awaiting service. <br> 1 = Indicates the E1 Framer Block has an interrupt request awaiting service. Interrupt service routine should branch to the interrupt source and read the E1 Framer status register (address 0x0B04) to clear the interrupt <br> Note: This bit will be reset to 0 after the microprocessor has performed a read to the E1 Framer Interrupt Status register. |

Table 106: Block Interrupt Enable Register (BiER)
Hex Address: 0x0B01

| BIt | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OpERATION |
| :---: | :--- | :---: | :---: | :--- |
| 7 | SA6_ENB | R/W | 0 | SA6 Block interrupt enable <br> This bit permits the user to either enable or disable the SA 6 Block <br> for interrupt generation. <br> If the user writes a "0" to this register bit and disables the SA 6 Block <br> for interrupt generation, then all SA 6 interrupts will be disabled for <br> interrupt generation. <br> If the user writes a "1" to this register bit, the SA6 Block interrupt at <br> the "Block Level" will be enabled. However, the individual SA 6 inter- <br> rupts at the "Source Level" still need to be enabled in order to gener- <br> ate that particular interrupt to the interrupt pin. <br> $0-$ Disables all SA6 Block interrupt within the device. <br> 1 - Enables the SA6 interrupt at the "Block-Level". |
| 6 | Reserved |  |  |  |
| 5 | RXCLKLOSS |  |  |  |
| 4 |  |  |  |  |


| BIt | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
| :---: | :--- | :---: | :---: | :--- |
| 1 | ALARM_ENB | R/W | 0 | Alarm \& Error Block Interrupt Enable <br>  <br> Error Block for interrupt generation. <br>  <br> Error Block for interrupt generation, then all Alarm \& Error interrupts <br> will be disabled for interrupt generation. <br> If the user writes a "1" to this register bit, the Alarm \& Error Block <br> interrupt at the "Block Level" will be enabled. However, the individual <br> Alarm \& Error interrupts at the "Source Level" still need to be <br> enabled in order to generate that particular interrupt to the interrupt <br> pin. <br> $0-$ Disables all Alarm \& Error Block interrupt within the device. <br> 1 - Enables the Alarm \& Error interrupt at the "Block-Level". |
| 0 | E1FRAME_ENB | R/W | 0 | E1 Framer Block Enable <br> This bit permits the user to either enable or disable the E1 Framer <br> Block for interrupt generation. <br> If the user writes a "0" to this register bit and disables the E1 Framer |
| Block for interrupt generation, then all E1 Framer interrupts will be |  |  |  |  |
| disabled for interrupt generation. |  |  |  |  |
| If the user writes a "1" to this register bit, the E1 Framer Block inter- |  |  |  |  |
| rupt at the "Block Level" will be enabled. However, the individual E1 |  |  |  |  |
| Framer interrupts at the "Source Level" still need to be enabled in |  |  |  |  |
| order to generate that particular interrupt to the interrupt pin. |  |  |  |  |
| $0-$ Disables all E1 Framer Block interrupt within the device. |  |  |  |  |
| 1 - Enables the E1 Framer interrupt at the "Block-Level". |  |  |  |  |

Table 107: Alarm \& Error Interrupt Status Register (AEISR)
Hex Address: 0x0B02

| BIt | Function | TYPE | Default | Description-Operation |
| :---: | :---: | :---: | :---: | :---: |
| 7 | Rx OOF State | RO | 0 | Receive Out of Frame Defect State <br> This READ-ONLY bit indicates whether or not the Receive E1 Framer block is currently declaring the "Out of Frame" defect condition within the incoming E1 data-stream, as described below. <br> Out of Frame defect condition is declared when "FASC" number of consecutive errored FAS patterns are detected, where "FASC" indicates the Loss of FAS Alignment Criteria in the Framing Control Register (0x010B), bit 2-0. 0 - The Receive E1 Framer block is NOT currently declaring the "Out of Frame" defect condition. <br> 1 - The Receive E1 Framer block is currently declaring the "Out of Frame" defect condition. |
| 6 | RxAIS State | RO | 0 | Receive Alarm Indication Status Defect State <br> This READ-ONLY bit indicates whether or not the Receive E1 Framer block is currently declaring the AIS defect condition within the incoming E1 datastream, as described below. <br> AIS defect is declared when AIS condition persists for 250 microseconds (2 frames). AIS defect is cleared when more than 2 zeros are detected in two consecutive frames (250us) <br> 0 - The Receive E1 Framer block is NOT currently declaring the AIS defect condition. <br> 1 - The Receive E1 Framer block is currently declaring the AIS defect condition. |
| 5 | RxMYEL Status | RUR/ WC | 0 | Change of CAS Multiframe Yellow Alarm Interrupt Status. <br> This Reset-Upon-Read bit field indicates whether or not the CAS multiframe yellow alarm interrupt has occurred since the last read of this register. <br> If this interrupt is enabled, then the Receive E1 Framer block will generate an interrupt in response to either one of the following conditions. <br> 1. Whenever the Receive E1 Framer block declares the CAS Multiframe Yellow Alarm. <br> 2. Whenever the Receive E1 Framer block clears the CAS Multiframe Yellow Alarm <br> CAS Multiframe Yellow Alarm is declared whenever the received ' $y$ ' bit in Time Slot 16 of Frame 0 is set to ' 1 '. <br> $0=$ Indicates that the "Change of CAS Multiframe Yellow Alarm" interrupt has not occurred since the last read of this register. <br> 1 = Indicates that the "Change of CAS Multiframe Yellow Alarm" interrupt has occurred since the last read of this register. |
| 4 | LOS State | RO | 0 | Framer Receive Loss of Signal (LOS) State <br> This READ-ONLY bit indicates whether or not the Receive E1 framer is currently declaring the Loss of Signal (LOS) condition within the incoming DS1 data-stream, as described below <br> LOS defect is declared when LOS condition persists for 175 consecutive bits. LOS defect is cleared when LOS condition is absent or when the received signal reaches a $12.5 \%$ ones density for 175 consecutive bits. $0=$ The Receive DS1 Framer block is NOT currently declaring the Loss of Signal (LOS) condition. <br> 1 = The Receive DS1 Framer block is currently declaring the Loss of Signal (LOS) condition. |

XRT86VL30
REV. 1.0.1
SINGLE T1/E1/J1 FRAMER/LIU COMBO - E1 REGISTER DESCRIPTION

## Table 107: Alarm \& Error Interrupt Status Register (AEISR)

Hex Address: 0x0B02

| BIT | Function | TYPE | Default | Description-Operation |
| :---: | :---: | :---: | :---: | :---: |
| 3 | LCV Int Status | RUR/ WC | 0 | Line Code Violation Interrupt Status. <br> This Reset-Upon-Read bit field indicates whether or not the Receive E1 LIU block has detected a Line Code Violation interrupt since the last read of this register. <br> $0=$ Indicates that the Line Code Violation interrupt has not occurred since the last read of this register. <br> 1 = Indicates that the Line Code Violation interrupt has occurred since the last read of this register. |
| 2 | Rx OOF State Change | $\begin{aligned} & \text { RUR/ } \\ & \text { WC } \end{aligned}$ | 0 | Change in Out of Frame Defect Condition Interrupt Status. <br> This Reset-Upon-Read bit field indicates whether or not the "Change in Receive Out of Frame Defect Condition" interrupt has occurred since the last read of this register. <br> Out of Frame defect condition is declared when "FASC" number of consecutive errored FAS patterns are detected, where "FASC" indicates the Loss of FAS Alignment Criteria in the Framing Control Register (0x010B), bit 2-0. If this interrupt is enabled, then the Receive E1 Framer block will generate an interrupt in response to either one of the following conditions. <br> 1. Whenever the Receive E1 Framer block declares the Out of Frame defect condition. <br> 2. Whenever the Receive E1 Framer block clears the Out of Frame defect condition <br> $0=$ Indicates that the "Change in Receive Out of Frame defect condition" interrupt has not occurred since the last read of this register <br> 1 = Indicates that the "Change in Receive Out of Frame defect condition" interrupt has occurred since the last read of this register |
| 1 | RxAIS State Change | $\begin{aligned} & \text { RUR/ } \\ & \text { WC } \end{aligned}$ | 0 | Change in Receive AIS Condition Interrupt Status. <br> This Reset-Upon-Read bit field indicates whether or not the "Change in Receive AIS Condition" interrupt has occurred since the last read of this register. <br> If this interrupt is enabled, then the Receive E1 Framer block will generate an interrupt in response to either one of the following conditions. <br> 1. Whenever the Receive E1 Framer block declares the AIS condition. <br> 2. Whenever the Receive E1 Framer block clears the AIS condition $0=$ Indicates that the "Change in Receive AIS condition" interrupt has not occurred since the last read of this register <br> 1 = Indicates that the "Change in Receive AIS condition" interrupt has occurred since the last read of this register |


| BIT | Function | TYPE | Default | Description-Operation |
| :---: | :---: | :---: | :---: | :---: |
| 0 | RxYEL State Change | RUR/ WC | 0 | Change in Receive Yellow Alarm Interrupt Status. <br> This Reset-Upon-Read bit field indicates whether or not the "Change in Receive Yellow Alarm Condition" interrupt has occurred since the last read of this register. <br> If this interrupt is enabled, then the Receive E1 Framer block will generate an interrupt in response to either one of the following conditions. <br> 1. Whenever the Receive E1 Framer block declares the Yellow Alarm condition. <br> 2. Whenever the Receive E1 Framer block clears the Yellow Alarm condition <br> $0=$ Indicates that the "Change in Receive Yellow Alarm condition" interrupt has not occurred since the last read of this register <br> 1 = Indicates that the "Change in Receive Yellow Alarm condition" interrupt has occurred since the last read of this register |

XRT86VL30
REV. 1.0.1
SINGLE T1/E1/J1 FRAMER/LIU COMBO - E1 REGISTER DESCRIPTION

Table 108: Alarm \& Error Interrupt Enable Register (AEIER)
Hex Address: 0x0B03

| BIT | Function | TYpe | Default | Description-Operation |
| :---: | :---: | :---: | :---: | :---: |
| 7 | Rx_YEL_STATE | RO | 0 | Receive Yellow Alarm State <br> This READ-ONLY bit indicates whether or not the Receive E1 Framer block is currently declaring the Yellow Alarm condition within the incoming E1 data-stream, as described below. <br> Yellow alarm or Remote Alarm Indication (RAI) is declared when the ' $A$ ' bit of two consecutive non-FAS frames is set to ' 1 ', which is equivalent to taking 375 us to declare a RAI condition. Yellow alarm is cleared when the ' $A$ ' bit of two consecutive non-FAS frames is set to 0 , which is equivalent to taking 375 us to clear a RAI condition. <br> 0 - The Receive E1 Framer block is NOT currently declaring the Yellow Alarm condition. <br> 1 - The Receive E1 Framer block is currently declaring the Yellow Alarm condition. |
| 6 | Reserved | - | - | Reserved |
| 5 | RxMYEL ENB | R/W | 0 | Change of CAS Multiframe Yellow Alarm Interrupt Enable. <br> This bit permits the user to either enable or disable the "Change in CAS Multiframe Yellow Alarm" <br> Interrupt, within the XRT86VL30 device. If the user enables this interrupt, then the Receive E1 Framer block will generate an interrupt in response to either one of the following conditions. <br> 1. The instant that the Receive E1 Framer block declares CAS Multiframe Yellow Alarm. <br> 2. The instant that the Receive E1 Framer block clears the CAS Multiframe Yellow Alarm. <br> 0 - Disables the "Change in CAS Multiframe Yellow Alarm" Interrupt. <br> 1 - Enables the "Change in CAS Multiframe Yellow Alarm" Interrupt. |
| 4 | - | R/W | 0 | This bit should be set to'0' for proper operation. |
| 3 | LCV ENB | R/W | 0 | Line Code violation interrupt enable <br> This bit permits the user to either enable or disable the "Line Code Violation" interrupt within the XRT86VL30 device. If the user enables this interrupt, then the Receive E1 Framer block will generate an interrupt when Line Code Violation is detected. <br> $0=$ Disables the interrupt generation when Line Code Violation is detected. <br> 1 = Enables the interrupt generation when Line Code Violation is detected. |
| 2 | RxOOF ENB | R/W | 0 | Change in Out of Frame Defect Condition Interrupt enable <br> This bit permits the user to either enable or disable the "Change in Out of Frame Defect Condition" Interrupt, within the XRT86VL30 device. If the user enables this interrupt, then the Receive E1 Framer block will generate an interrupt in response to either one of the following conditions. <br> 1. The instant that the Receive E1 Framer block declares the Out of Frame defect condition. <br> 2. The instant that the Receive E1 Framer block clears the Out of Frame defect condition. <br> 0 - Disables the "Change in Out of Frame Defect Condition" Interrupt. <br> 1 - Enables the "Change in Out of Frame Defect Condition" Interrupt. |

Table 108: Alarm \& Error Interrupt Enable Register (AEIER)

| BIT | Function | TYPE | Default | Description-Operation |
| :---: | :---: | :---: | :---: | :---: |
| 1 | RxAIS ENB | R/W | 0 | Change in AIS Condition interrupt enable <br> This bit permits the user to either enable or disable the "Change in AIS Condition" Interrupt, within the XRT86VL30 device. If the user enables this interrupt, then the Receive E1 Framer block will generate an interrupt in response to either one of the following conditions. <br> 1. The instant that the Receive E1 Framer block declares the AIS condition. <br> 2. The instant that the Receive E1 Framer block clears the AIS condition. <br> 0 - Disables the "Change in AIS Condition" Interrupt. <br> 1 - Enables the "Change in AIS Condition" Interrupt. |
| 0 | RxYEL ENB | R/W | 0 | Change in Yellow alarm Condition interrupt enable <br> This bit permits the user to either enable or disable the "Change in Yellow Alarm Condition" Interrupt, within the XRT86VL30 device. If the user enables this interrupt, then the Receive E1 Framer block will generate an interrupt in response to either one of the following conditions. <br> 1. The instant that the Receive E1 Framer block declares the Yellow Alarm condition. <br> 2. The instant that the Receive E1 Framer block clears the Yellow Alarm condition. <br> 0 - Disables the "Change in Yellow Alarm Condition" Interrupt. <br> 1 - Enables the "Change in Yellow Alarm Condition" Interrupt. |

Table 109: Framer Interrupt Status Register (FISR)
Hex Address: 0x0B04

| BIT | Function | TYPE | Default | Description-Operation |
| :---: | :---: | :---: | :---: | :---: |
| 7 | COMFA Status | $\begin{aligned} & \text { RUR/ } \\ & \text { WC } \end{aligned}$ | 0 | Change of CAS Multiframe Alignment Interrupt Status <br> This Reset-Upon-Read bit field indicates whether or not the "Change of CAS multiframe alignment" interrupt has occurred since the last read of this register. <br> If this interrupt is enabled, then the Receive E1 Framer block will generate an interrupt in response to either one of the following conditions. <br> 1. Whenever the Receive E1 Framer block declares the "Loss of CAS Multiframe Alignment". <br> 2. Whenever the Receive E1 Framer block clears the "Loss of CAS Multiframe Alignment" <br> Loss CAS Multiframe Alignment is declared when the "CASC" number of consecutive CAS Multiframe Alignment signals have been received in error, where CASC sets the criteria for Loss of CAS multiframe. CASC can ben programmed through Framing Control Register (FCR - address 0x010B, bit 6-5) <br> $0=$ Indicates that the "Change of CAS Multiframe Alignment" interrupt has not occurred since the last read of this register. <br> 1 = Indicates that the "Change of CAS Multiframe Alignment" interrupt has occurred since the last read of this register. <br> Notes: This bit only has meaning when Channel Associated Signaling (CAS) is enabled. |
| 6 | NBIT Status | $\begin{aligned} & \text { RUR/ } \\ & \text { WC } \end{aligned}$ | 0 | Change in National Bits Interrupt Status <br> This Reset-Upon-Read bit field indicates whether or not the "Change in National Bits" interrupt has occurred since the last read of this register. If this interrupt is enabled, then the Receive E1 Framer block will generate an interrupt whenever any one of the National Bits (Sa4-Sa8) within the incoming non-FAS E1 frames has changed. $0=$ Indicates that the "Change in National Bits" interrupt has not occurred since the last read of this register. <br> 1 = Indicates that the "Change in National Bits" interrupt has occurred since the last read of this register. |
| 5 | SIG Status | $\begin{aligned} & \text { RUR/ } \\ & \text { WC } \end{aligned}$ | 0 | Change in CAS Signaling Bits Interrupt Status <br> This Reset-Upon-Read bit field indicates whether or not the "Change in CAS Signaling Bits" interrupt has occurred since the last read of this register. <br> If this interrupt is enabled, then the Receive E1 Framer block will generate an interrupt whenever any one of the four signaling bits values ( $A, B, C, D$ ) has changed in any one of the 30 channels within the incoming E1 frames. Users can read the signaling change registers (address $0 \times 010 \mathrm{D}-0 \times 0110$ ) to determine which signalling channel has changed. $0=$ Indicates that the "Change in CAS Signaling Bits" interrupt has not occurred since the last read of this register. <br> 1 = Indicates that the "Change in CAS Signaling Bits" interrupt has occurred since the last read of this register. |

Note: This bit only has meaning when Channel Associated Signaling (CAS) is enabled.

| BIT | Function | TYpe | Default | Description-Operation |
| :---: | :---: | :---: | :---: | :---: |
| 4 | COFA Status | $\begin{aligned} & \text { RUR/ } \\ & \text { WC } \end{aligned}$ | 0 | Change of FAS Framing Alignment (COFA) Interrupt Status <br> This Reset-Upon-Read bit field indicates whether or not the "Change of FAS Framing Alignment" interrupt has occurred since the last read of this register. <br> If this interrupt is enabled, then the Receive E1 Framer block will generate an interrupt whenever the Receive E1 Framer block detects a Change of FAS Framing Alignment Signal (e.g., the FAS bits have appeared to move to a different location within the incoming E1 data stream). <br> $0=$ Indicates that the "Change of FAS Framing Alignment (COFA)" interrupt has not occurred since the last read of this register. <br> $1=$ Indicates that the "Change of FAS Framing Alignment (COFA)" interrupt has occurred since the last read of this register. |
| 3 | OOF Status | RUR/ WC | 0 | Change in Out of Frame Defect Condition Interrupt Status. <br> This Reset-Upon-Read bit field indicates whether or not the "Change in Receive Out of Frame Defect Condition" interrupt has occurred since the last read of this register. <br> Out of Frame defect condition is declared when "FASC" number of consecutive errored FAS patterns are detected, where "FASC" indicates the Loss of FAS Alignment Criteria in the Framing Control Register (0x010B), bit 20. <br> If this interrupt is enabled, then the Receive E1 Framer block will generate an interrupt in response to either one of the following conditions. <br> 1. Whenever the Receive E1 Framer block declares the Out of Frame defect condition. <br> 2. Whenever the Receive E1 Framer block clears the Out of Frame defect condition <br> $0=$ Indicates that the "Change in Receive Out of Frame defect condition" interrupt has not occurred since the last read of this register 1 = Indicates that the "Change in Receive Out of Frame defect condition" interrupt has occurred since the last read of this register |
| 2 | FMD Status | RUR/ WC | 0 | Frame Mimic Detection Interrupt Status <br> This Reset-Upon-Read bit field indicates whether or not the "Frame Mimic Detection" interrupt has occurred since the last read of this register. If this interrupt is enabled, then the Receive E1 Framer block will generate an interrupt whenever the Receive E1 Framer block detects the presence of Frame Mimic bits (i.e., the Payload bits have appeared to mimic the Framing pattern within the incoming E1 data stream). 0 = Indicates that the "Frame Mimic Detection" interrupt has not occurred since the last read of this register. <br> 1 = Indicates that the "Frame Mimic Detection" interrupt has occurred since the last read of this register. |


| Bit | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
| :---: | :--- | :--- | :--- | :--- |
| 1 | Sync Error Status | RUR/ <br> WC | 0 | CRC-4 Error Interrupt Status. <br> This Reset-Upon-Read bit field indicates whether or not the "CRC-4 Error" <br> interrupt has occurred since the last read of this register. <br> If this interrupt is enabled, then the Receive E1 Framer block will <br> generate an interrupt whenever the Receive E1 Framer block detects a <br> CRC-4 Error within the incoming E1 sub-multiframe. <br> $0=$ Indicates that the "CRC-4 Error" interrupt has not occurred since the <br> last read of this register. <br> $1=$ Indicates that the "CRC-4 Error" interrupt has occurred since the last <br> read of this register. |
| 0 | Framing Error Sta- <br> tus | RUR/ <br> WC | 0 | Framing Error Interrupt Status <br> This Reset-Upon-Read bit field indicates whether or not a "Framing Error" <br> interrupt has occurred since the last read of this register. <br> If this interrupt is enabled, then the Receive E1 Framer block will <br> generate an interrupt whenever the Receive E1 Framer block detects one <br> or more Framing Alignment Bit Error within the incoming E1 data stream. <br> $0=$ Indicates that the "Framing Error" interrupt has not occurred since the <br> last read of this register. <br> $1=$ Indicates that the "Framing Error" interrupt has occurred since the last <br> read of this register. <br> NotE: This bit doesn't not necessarily indicate that synchronization has <br> been lost. |

Table 110: Framer Interrupt Enable Register (FIER)
Hex Address: 0x0B05

| BIT | Function | TYPE | Default | Description-Operation |
| :---: | :---: | :---: | :---: | :---: |
| 7 | COMFA ENB | R/W | 0 | Change in CAS Multiframe Alignment Interrupt Enable <br> This bit permits the user to either enable or disable the "Change in CAS Multiframe Alignment" Interrupt, within the XRT86VL30 device. If the user enables this interrupt, then the Receive E1 Framer block will generate an interrupt in response to either one of the following conditions. <br> 1. The instant that the Receive E1 Framer block declares the Loss of CAS Multiframe Alignment condition. <br> 2. The instant that the Receive E1 Framer block clears the Loss of CAS Multiframe Alignment condition. <br> 0 - Disables the "Change in CAS Multiframe Alignment" Interrupt. <br> 1 - Enables the "Change in CAS Multiframe Alignment" Interrupt. |
| 6 | NBIT ENB | R/W | 0 | Change in National Bits Interrupt Enable <br> This bit permits the user to either enable or disable the "Change in National Bits" Interrupt, within the XRT86VL30 device. If the user enables this interrupt, then the Receive E1 Framer block will generate an interrupt when it detects a change in the National Bits (Sa4-Sa8) within the channel. $0=$ Disables the Change in National Bits Interrupt <br> 1 - Enables the Change in National Bits Interrupt |
| 5 | SIG ENB | R/W | 0 | Change in CAS Signaling Bits Interrupt Enable <br> This bit permits the user to either enable or disable the "Change in CAS Signaling Bits" Interrupt, within the XRT86VL30 device. If the user enables this interrupt, then the Receive E1 Framer block will generate an interrupt when it detects a change in the any four signaling bits ( $A, B, C, D$ ) in any one of the 30 signaling channels. Users can read the signaling change registers (address 0x010D-0x0110) to determine which signalling channel has changed state. <br> $0=$ Disables the Change in Signaling Bits Interrupt <br> 1 - Enables the Change in Signaling Bits Interrupt <br> Note: This bit has no meaning when Channel Associated Signaling is disabled. |
| 4 | COFA ENB | R/W | 0 | Change of FAS Framing Alignment (COFA) Interrupt Enable <br> This bit permits the user to either enable or disable the "Change in FAS Framing Alignment (COFA)" Interrupt, within the XRT86VL30 device. If the user enables this interrupt, then the Receive E1 Framer block will generate an interrupt when it detects a Change of FAS Framing Alignment Signal (e.g., the FAS bits have appeared to move to a different location within the incoming E1 data stream). <br> 0 - Disables the "Change of FAS Framing Alignment (COFA)" Interrupt. <br> 1 - Enables the "Change of FAS Framing Alignment (COFA)" Interrupt. |

XRT86VL30
REV. 1.0.1
SINGLE T1/E1/J1 FRAMER/LIU COMBO - E1 REGISTER DESCRIPTION

## Table 110: Framer Interrupt Enable Register (FIER)

Hex Address: 0x0B05

| BIt | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OpERATION |
| :---: | :--- | :---: | :---: | :--- |$|$| 3 | OOF ENB |
| :--- | :--- |
| 2 | FMD ENB |


| BIT | Function | TYPE | Default | Description-Operation |
| :---: | :---: | :---: | :---: | :---: |
| 7 | MSG TYPE | RO | 0 | HDLC1 Message Type Identifier <br> This READ ONLY bit indicates the type of data link message received by Receive HDLC 1 Controller. Two types of data link messages are supported within the XRT86VL30 device: Message Oriented Signaling (MOS) or Bit-Oriented Signalling (BOS). <br> $0=$ Indicates Bit-Oriented Signaling (BOS) type data link message is received <br> 1 = Indicates Message Oriented Signaling (MOS) type data link message is received |
| 6 | TxSOT | RUR/ WC | 0 | Transmit HDLC1 Controller Start of Transmission (TxSOT) Interrupt Status <br> This Reset-Upon-Read bit indicates whether or not the "Transmit HDLC1 Controller Start of Transmission (TxSOT) "Interrupt has occurred since the last read of this register. Transmit HDLC1 Controller will declare this interrupt when it has started to transmit a data link message. For sending large HDLC messages, start loading the next available buffer once this interrupt is detected. <br> $0=$ Transmit HDLC1 Controller Start of Transmission (TxSOT) interrupt has not occurred since the last read of this register $1=$ Transmit HDLC1 Controller Start of Transmission interrupt (TxSOT) has occurred since the last read of this register. |
| 5 | RxSOT | $\begin{aligned} & \text { RUR/ } \\ & \text { WC } \end{aligned}$ | 0 | Receive HDLC1 Controller Start of Reception (RxSOT) Interrupt Status <br> This Reset-Upon-Read bit indicates whether or not the Receive HDLC1 Controller Start of Reception (RxSOT) interrupt has occurred since the last read of this register. Receive HDLC1 Controller will declare this interrupt when it has started to receive a data link message. <br> 0 = Receive HDLC1 Controller Start of Reception (RxSOT) interrupt has not occurred since the last read of this register <br> 1 = Receive HDLC1 Controller Start of Reception (RxSOT) interrupt has occurred since the last read of this register |
| 4 | TxEOT | $\begin{aligned} & \text { RUR/ } \\ & \text { WC } \end{aligned}$ | 0 | Transmit HDLC1 Controller End of Transmission (TxEOT) Interrupt Status <br> This Reset-Upon-Read bit indicates whether or not the Transmit HDLC1 Controller End of Transmission (TxEOT) Interrupt has occurred since the last read of this register. Transmit HDLC1 Controller will declare this interrupt when it has completed its transmission of a data link message. For sending large HDLC messages, it is critical to load the next available buffer before this interrupt occurs. <br> $0=$ Transmit HDLC1 Controller End of Transmission (TxEOT) interrupt has not occurred since the last read of this register 1 = Transmit HDLC1 Controller End of Transmission (TxEOT) interrupt has occurred since the last read of this register |

XRT86VL30
REV. 1.0.1
SINGLE T1/E1/J1 FRAMER/LIU COMBO - E1 REGISTER DESCRIPTION
Table 111: Data Link Status Register 1 (DLSR1)
Hex Address: 0x0B06

| BIT | Function | TYPE | Default | Description-OpERATION |
| :---: | :---: | :---: | :---: | :---: |
| 3 | RxEOT | $\begin{aligned} & \text { RUR/ } \\ & \text { WC } \end{aligned}$ | 0 | Receive HDLC1 Controller End of Reception (RxEOT) Interrupt Status <br> This Reset-Upon-Read bit indicates whether or not the Receive HDLC1 Controller End of Reception (RxEOT) Interrupt has occurred since the last read of this register. Receive HDLC1 Controller will declare this interrupt once it has completely received a full data link message, or once the buffer is full. <br> 0 = Receive HDLC1 Controller End of Reception (RxEOT) interrupt has not occurred since the last read of this register <br> 1 = Receive HDLC1 Controller End of Reception (RxEOT) Interrupt has occurred since the last read of this register |
| 2 | FCS Error | RUR/ WC | 0 | FCS Error Interrupt Status <br> This Reset-Upon-Read bit indicates whether or not the FCS Error Interrupt has occurred since the last read of this register. Receive HDLC1 Controller will declare this interrupt when it has detected the FCS error in the most recently received data link message. $0=$ FCS Error interrupt has not occurred since the last read of this register <br> 1 = FCS Error interrupt has occurred since the last read of this register |
| 1 | Rx ABORT | RUR/ WC | 0 | Receipt of Abort Sequence Interrupt Status <br> This Reset-Upon-Read bit indicates whether or not the Receipt of Abort Sequence interrupt has occurred since last read of this register. Receive HDLC1 Controller will declare this interrupt if it detects the Abort Sequence (i.e. a string of seven (7) consecutive 1's) in the incoming data link channel. <br> $0=$ Receipt of Abort Sequence interrupt has not occurred since last read of this register <br> $1=$ Receipt of Abort Sequence interrupt has occurred since last read of this register |
| 0 | RxIDLE | RUR/ WC | 0 | Receipt of Idle Sequence Interrupt Status <br> This Reset-Upon-Read bit indicates whether or not the Receipt of Idle Sequence interrupt has occurred since the last read of this register. The Receive HDLC1 Controller will declare this interrupt if it detects the flag sequence octet ( $0 \times 7 \mathrm{E}$ ) in the incoming data link channel. If RxIDLE "AND" RxEOT occur together, then the entire HDLC message has been received. <br> $0=$ Receipt of Idle Sequence interrupt has not occurred since last read of this register <br> 1 = Receipt of Idle Sequence interrupt has occurred since last read of this register. |

Table 112: Data Link Interrupt Enable Register 1 (DLIER1)
Hex Address: 0x0B07

| BIT | Function | TYPE | Default | Description-Operation |
| :---: | :---: | :---: | :---: | :---: |
| 7 | Reserved |  | - | Reserved |
| 6 | TxSOT ENB | R/W | 0 | Transmit HDLC1 Controller Start of Transmission (TxSOT) Interrupt Enable <br> This bit enables or disables the "Transmit HDLC1 <br> Controller Start of Transmission (TxSOT) "Interrupt within the XRT86VL30 device. Once this interrupt is enabled, the Transmit HDLC1 Controller will generate an interrupt when it has started to transmit a data link message. <br> $0=$ Disables the Transmit HDLC1 Controller Start of Transmission (TxSOT) interrupt. <br> 1 = Enables the Transmit HDLC1 Controller Start of Transmission (TxSOT) interrupt. |
| 5 | RxSOT ENB | R/W | 0 | Receive HDLC1 Controller Start of Reception (RxSOT) Interrupt Enable <br> This bit enables or disables the "Receive HDLC1 <br> Controller Start of Reception (RxSOT) "Interrupt within the XRT86VL30 device. Once this interrupt is enabled, the Receive HDLC1 Controller will generate an interrupt when it has started to receive a data link message. <br> 0 = Disables the Receive HDLC1 Controller Start of Reception (RxSOT) interrupt. <br> 1 = Enables the Receive HDLC1 Controller Start of Reception (RxSOT) interrupt. |
| 4 | TxEOT ENB | R/W | 0 | Transmit HDLC1 Controller End of Transmission (TxEOT) Interrupt Enable <br> This bit enables or disables the "Transmit HDLC1 <br> Controller End of Transmission (TxEOT) "Interrupt within the XRT86VL30 device. Once this interrupt is enabled, the Transmit HDLC1 Controller will generate an interrupt when it has finished transmitting a data link message. <br> $0=$ Disables the Transmit HDLC1 Controller End of Transmission (TxEOT) interrupt. <br> 1 = Enables the Transmit HDLC1 Controller End of Transmission (TxEOT) interrupt. |
| 3 | RxEOT ENB | R/W | 0 | Receive HDLC1 Controller End of Reception (RxEOT) Interrupt Enable <br> This bit enables or disables the "Receive HDLC1 <br> Controller End of Reception (RxEOT) "Interrupt within the XRT86VL30 device. Once this interrupt is enabled, the Receive HDLC1 Controller will generate an interrupt when it has finished receiving a complete data link message. <br> 0 = Disables the Receive HDLC1 Controller End of Reception (RxEOT) interrupt. <br> 1 = Enables the Receive HDLC1 Controller End of Reception (RxEOT) interrupt. |


| BIt | Function | TYPE | DefauLt | Description-OpERATION |
| :---: | :--- | :---: | :---: | :--- |
| 2 | FCS ERR ENB | R/W | 0 | $\begin{array}{l}\text { FCS Error Interrupt Enable } \\ \text { This bit enables or disables the "Received FCS Error "Interrupt } \\ \text { within the XRT86VL30 device. Once this interrupt is enabled, the } \\ \text { Receive HDLC1 Controller will generate an interrupt when it has } \\ \text { detected the FCS error within the incoming data link message. } \\ 0=\text { Disables the "Receive FCS Error" interrupt. } \\ 1=\text { Enables the "Receive FCS Error" interrupt. }\end{array}$ |
| 1 | RxABORT ENB | R/W | 0 | $\begin{array}{l}\text { Receipt of Abort Sequence Interrupt Enable } \\ \text { This bit enables or disables the "Receipt of Abort Sequence" Inter- } \\ \text { rupt within the XRT86VL30 device. Once this interrupt is enabled, } \\ \text { the Receive HDLC1 Controller will generate an interrupt when it has } \\ \text { detected the Abort Sequence (i.e. a string of seven (7) consecutive } \\ 1 ’ s) ~ w i t h i n ~ t h e ~ i n c o m i n g ~ d a t a ~ l i n k ~ c h a n n e l . ~\end{array}$ |
| $0=$ Disables the "Receipt of Abort Sequence" interrupt. |  |  |  |  |
| $1=$ Enables the "Receipt of Abort Sequence" interrupt. |  |  |  |  |$\}$

Table 113: Slip Buffer Interrupt Status Register (SBISR)
Hex Address: 0x0B08

| BIt | FUNCTION | TYPE | DEFAULT |  |
| :---: | :--- | :--- | :--- | :--- |
| 7 | TxSB_FULL | RUR/ <br> WC | 0 | Transmit Slip buffer Full Interrupt Status <br> This Reset-Upon-Read bit indicates whether or not the Transmit Slip <br> Buffer Full interrupt has occurred since the last read of this register. The <br> transmit Slip Buffer Full interrupt is declared when the transmit slip buffer <br> is filled. If the transmit slip buffer is full and a WRITE operation occurs, <br> then a full frame of data will be deleted, and this interrupt bit will be set to <br> '1'. <br> $0=$ Indicates that the Transmit Slip Buffer Full interrupt has not occurred <br> since the last read of this register. <br> $1=$ Indicates that the Transmit Slip Buffer Full interrupt has occurred since <br> the last read of this register. |
| 6 | TxSB_EMPT |  | RUR/ <br> WC |  |


\left.| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
| :---: | :--- | :--- | :--- | :--- |$\right]$| CAS SYNC |
| :--- |
| 4 |

Table 113: Slip Buffer Interrupt Status Register (SBISR)

| BIT | Function | TYPE | Default | Description-Operation |
| :---: | :---: | :---: | :---: | :---: |
| 1 | RxSB_EMPT | $\begin{aligned} & \text { RUR/ } \\ & \text { WC } \end{aligned}$ | 0 | Receive Slip buffer Empty Interrupt Status <br> This Reset-Upon-Read bit indicates whether or not the Receive Slip Buffer Empty interrupt has occurred since the last read of this register. The Receive Slip Buffer Empty interrupt is declared when the receive slip buffer is emptied. If the receive slip buffer is emptied and a READ operation occurs, then a full frame of data will be repeated, and this interrupt bit will be set to ' 1 '. <br> $0=$ Indicates that the Receive Slip Buffer Empty interrupt has not occurred since the last read of this register. <br> 1 = Indicates that the Receive Slip Buffer Empty interrupt has occurred since the last read of this register. |
| 0 | RxSB_SLIP | RUR/ WC | 0 | Receive Slip Buffer Slips Interrupt Status <br> This Reset-Upon-Read bit indicates whether or not the Receive Slip Buffer Slips interrupt has occurred since the last read of this register. The Receive Slip Buffer Slips interrupt is declared when the receive slip buffer is either filled or emptied. This interrupt bit will be set to ' 1 ' in either one of these two conditions: <br> 1. If the receive slip buffer is emptied and a READ operation occurs, then a full frame of data will be repeated, and this interrupt bit will be set to ' 1 '. <br> 2. If the receive slip buffer is full and a WRITE operation occurs, then a full frame of data will be deleted, and this interrupt bit will be set to '1'. <br> $0=$ Indicates that the Receive Slip Buffer Slips interrupt has not occurred since the last read of this register. <br> 1 = Indicates that the Receive Slip Buffer Slips interrupt has occurred since the last read of this register. <br> Note: Users still need to read the Receive Slip Buffer Empty Interrupt (bit 1 of this register) or the Receive Slip Buffer Full Interrupts (bit 2 of this register) to determine whether transmit slip buffer empties or fills. |

Table 114: Slip Buffer Interrupt Enable Register (SBIER)
Hex Address: 0x0B09

| BIt | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
| :---: | :--- | :---: | :---: | :--- |, | R/W |
| :--- |
| 7 |

table 114: Slip Buffer Interrupt Enable Register (SBIER)
Hex Address: 0x0B09

| BIT | Function | TYPE | Default | Description-Operation |
| :---: | :---: | :---: | :---: | :---: |
| 2 | RxFULL_ENB | R/W | 0 | Receive Slip Buffer Full Interrupt Enable <br> This bit enables or disables the Receive Slip Buffer Full interrupt within the XRT86VL30 device. Once this interrupt is enabled, the Receive Slip Buffer Full interrupt is declared when the receive slip buffer is filled. If the Receive slip buffer is full and a WRITE operation occurs, then a full frame of data will be deleted, and the interrupt status bit will be set to ' 1 '. <br> 0 = Disables the Receive Slip Buffer Full interrupt when the Transmit Slip Buffer fills <br> 1 - Enables the Receive Slip Buffer Full interrupt when the Transmit Slip Buffer fills. |
| 1 | RxEMPT_ENB | R/W | 0 | Receive Slip buffer Empty Interrupt Enable <br> This bit enables or disables the Receives Slip Buffer Empty interrupt within the XRT86VL30 device. Once this interrupt is enabled, the Receive Slip Buffer Empty interrupt is declared when the Receive slip buffer is emptied. If the Receive slip buffer is emptied and a READ operation occurs, then a full frame of data will be repeated, and the interrupt status bit will be set to ' 1 '. <br> $0=$ Disables the Receive Slip Buffer Empty interrupt when the Transmit Slip Buffer empties <br> 1 - Enables the Receive Slip Buffer Empty interrupt when the Transmit Slip Buffer empties. |
| 0 | RxSLIP_ENB | R/W | 0 | Receive Slip buffer Slips Interrupt Enable <br> This bit enables or disables the Receive Slip Buffer Slips interrupt within the XRT86VL30 device. Once this interrupt is enabled, the Receive Slip Buffer Slips interrupt is declared when either the Receive slip buffer is filled or emptied. If the Receive slip buffer is emptied and a READ operation occurs, then a full frame of data will be repeated, and the interrupt status bit will be set to ' 1 '. <br> The interrupt status bit will be set to ' 1 ' in either one of these two conditions: <br> 1. If the Receive slip buffer is emptied and a READ operation occurs, then a full frame of data will be repeated, and this interrupt bit will be set to ' 1 '. <br> 2. If the Receive slip buffer is full and a WRITE operation occurs, then a full frame of data will be deleted, and this interrupt bit will be set to ' 1 '. <br> 0 = Disables the Receive Slip Buffer Slips interrupt when the Transmit Slip Buffer empties or fills <br> 1 - Enables the Receive Slip Buffer Slips interrupt when the Transmit Slip Buffer empties or fills. |

Table 115: Receive Loopback Code Interrupt and Status Register (RLCISR)
Hex Address: 0x0B0A

| BIT | Function | TYPE | Default | Description-Operation |
| :---: | :---: | :---: | :---: | :---: |
| 7 | AUXPSTAT | RO | 0 | AUXP state <br> This READ ONLY bit indicates whether or not the Receive E1 Framer Block is currently detecting Auxiliary (101010....) pattern. 0 = Indicates that the Receive E1 Framer Block is NOT currently detecting the Auxiliary (101010....)Pattern. <br> 1 = Indicates that the Receive E1 Framer Block is currently detecting the Auxiliary (101010....)Pattern. |
| 6 | AUXPINT | RUR/WC | 0 | Change in Auxiliary Pattern interrupt Status <br> This Reset-Upon-Read bit field indicates whether or not the "Change in Auxiliary Pattern" interrupt has occurred since the last read of this register. <br> If this interrupt is enabled, then the Receive E1 Framer block will generate an interrupt in response to either one of the following conditions. <br> 1. Whenever the Receive E1 Framer block detects the Auxiliary Pattern. <br> 2. Whenever the Receive E1 Framer block no longer detects the Auxiliary Pattern <br> $0=$ Indicates that the "Change in Auxiliary Pattern" interrupt has not occurred since the last read of this register 1 = Indicates that the "Change in Auxiliary Pattern" interrupt has occurred since the last read of this register |
| 5 | NONCRCSTAT | RO | 0 | CRC-4-to-non-CRC-4 interworking state <br> This READ ONLY bit indicates the status of CRC-4 interworking status when Annex $B$ is enabled. (MODENB bit in register 0x0107) When Annex B is enabled, G. 706 Annex B CRC-4 multiframe alignment algorithm is implemented. If CRC-4 alignment is enabled and not achieved in 400 msec while the basic frame alignment signal is present, it is assumed that the remote end is a non CRC-4 equipment. Then, a CRC-to-Non-CRC interworking interrupt status will be generated. <br> $0=$ Indicates CRC-4 to non-CRC-4 interworking is NOT established. <br> 1 = Indicates CRC-4 to non-CRC-4 interworking is established. |

Table 115: Receive Loopback Code Interrupt and Status Register (RLCISR)
Hex Address: 0x0B0A

| BIT | Function | TYPE | Default | Description-Operation |
| :---: | :---: | :---: | :---: | :---: |
| 4 | NONCRCINT | RUR/WC | 0 | Change of CRC-4-to-non-CRC-4 interworking interrupt Status - <br> This Reset-Upon-Read bit field indicates whether or not the "Change in CRC-4 to Non-CRC-4 interworking" interrupt has occurred since the last read of this register. <br> If this interrupt is enabled, then the Receive E1 Framer block will generate an interrupt in response to either one of the following conditions. <br> 1. Whenever the Receive E1 Framer block detects the CRC-4 to non-CRC-4 interworking condition. <br> 2. Whenever the Receive E1 Framer block detects the non-CRC-4 to CRC-4 interworking condition. <br> $0=$ Indicates that the "Change in CRC-4 to non-CRC-4 interworking" interrupt has not occurred since the last read of this register 1 = Indicates that the "Change in CRC-4 to non-CRC-4 interworking" interrupt has occurred since the last read of this register |
| 3-0 |  |  |  | For T1 mode only |

Table 116: Receive Loopback Code Interrupt Enable Register (RLCIER)
Hex Address: 0x0B0B

| BIt | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
| :---: | :--- | :---: | :---: | :--- | :--- |$|$| AUXPINTENB |
| :--- |
| 6 |
| 5 |

Table 117: Receive SA Interrupt Status Register (RSAISR)
Hex Address: 0x0B0C

| BIT | Function | TYPE | Default | Description-Operation |
| :---: | :---: | :---: | :---: | :---: |
| 7 | SA6_1111 | $\begin{aligned} & \text { RUR/ } \\ & \text { WC } \end{aligned}$ | 0 | Change in Debounced Sa6 = 1111 Interrupt Status <br> This Reset-Upon-Read bit field indicates whether or not the "Change in Debounced Sa6=1111" interrupt has occurred since the last read of this register. <br> If this interrupt is enabled, then the Receive E1 Framer block will generate an interrupt in response to either one of the following conditions. <br> 1. Whenever the Receive E1 Framer block detects the Debounced Sa6 equals to the 1111 pattern. <br> 2. Whenever the Receive E1 Framer block no longer detects the Debounced Sa6 equals to the 1111 pattern. <br> 0 = Indicates that the "Change in Debounced Sa6=1111" interrupt has not occurred since the last read of this register <br> 1 = Indicates that the "Change in Debounced Sa6=1111" interrupt has occurred since the last read of this register |
| 6 | SA6_1110 | $\begin{aligned} & \text { RUR/ } \\ & \text { WC } \end{aligned}$ | 0 | Change in Debounced Sa6 = 1110 Interrupt Status <br> This Reset-Upon-Read bit field indicates whether or not the "Change in Debounced Sa6=1110" interrupt has occurred since the last read of this register. <br> If this interrupt is enabled, then the Receive E1 Framer block will generate an interrupt in response to either one of the following conditions. <br> 1. Whenever the Receive E1 Framer block detects the Debounced Sa 6 equals to the 1110 pattern. <br> 2. Whenever the Receive E1 Framer block no longer detects the Debounced Sa6 equals to the 1110 pattern. <br> 0 = Indicates that the "Change in Debounced Sa6=1110" interrupt has not occurred since the last read of this register 1 = Indicates that the "Change in Debounced Sa6=1110" interrupt has occurred since the last read of this register |
| 5 | SA6_1100 | RUR/ WC | 0 | Change in Debounced Sa6 = 1100 Interrupt Status <br> This Reset-Upon-Read bit field indicates whether or not the "Change in Debounced Sa6=1100" interrupt has occurred since the last read of this register. <br> If this interrupt is enabled, then the Receive E1 Framer block will generate an interrupt in response to either one of the following conditions. <br> 1. Whenever the Receive E1 Framer block detects the Debounced Sa 6 equals to the 1100 pattern. <br> 2. Whenever the Receive E1 Framer block no longer detects the Debounced Sa 6 equals to the 1100 pattern. <br> $0=$ Indicates that the "Change in Debounced Sa6=1100" interrupt has not occurred since the last read of this register 1 = Indicates that the "Change in Debounced Sa6=1100" interrupt has occurred since the last read of this register |

XRT86VL30
REV. 1.0.1
SINGLE T1/E1/J1 FRAMER/LIU COMBO - E1 REGISTER DESCRIPTION
Table 117: Receive SA Interrupt Status Register (RSAISR)
Hex Address: 0x0B0C

| BIT | Function | TYPE | Default | DESCRIPTION-OPERATION |
| :---: | :---: | :---: | :---: | :---: |
| 4 | SA6_1010 | $\begin{aligned} & \text { RUR/ } \\ & \text { WC } \end{aligned}$ | 0 | Change in Debounced Sa6 = 1010 Interrupt Status <br> This Reset-Upon-Read bit field indicates whether or not the "Change in Debounced Sa6=1010" interrupt has occurred since the last read of this register. <br> If this interrupt is enabled, then the Receive E1 Framer block will generate an interrupt in response to either one of the following conditions. <br> 1. Whenever the Receive E1 Framer block detects the Debounced Sa6 equals to the 1010 pattern. <br> 2. Whenever the Receive E1 Framer block no longer detects the Debounced Sa6 equals to the 1010 pattern. <br> $0=$ Indicates that the "Change in Debounced Sa6=1010" interrupt has not occurred since the last read of this register 1 = Indicates that the "Change in Debounced Sa6=1010" interrupt has occurred since the last read of this register |
| 3 | SA6_1000 | $\begin{aligned} & \text { RUR/ } \\ & \text { WC } \end{aligned}$ | 0 | Change in Debounced Sa6 = 1000 Interrupt Status <br> This Reset-Upon-Read bit field indicates whether or not the "Change in Debounced Sa6=1000" interrupt has occurred since the last read of this register. <br> If this interrupt is enabled, then the Receive E1 Framer block will generate an interrupt in response to either one of the following conditions. <br> 1. Whenever the Receive E1 Framer block detects the Debounced Sa6 equals to the 1000 pattern. <br> 2. Whenever the Receive E1 Framer block no longer detects the Debounced Sa6 equals to the 1000 pattern. <br> $0=$ Indicates that the "Change in Debounced Sa6=1000" interrupt has not occurred since the last read of this register 1 = Indicates that the "Change in Debounced Sa6=1000" interrupt has occurred since the last read of this register |
| 2 | SA6_001x | $\begin{aligned} & \text { RUR/ } \\ & \text { WC } \end{aligned}$ | 0 | Change in Debounced Sa6 = 001x Interrupt Status <br> This Reset-Upon-Read bit field indicates whether or not the "Change in Debounced Sa6=001x" interrupt has occurred since the last read of this register, where x is don't care. <br> If this interrupt is enabled, then the Receive E1 Framer block will generate an interrupt in response to either one of the following conditions. <br> 1. Whenever the Receive E1 Framer block detects the Debounced Sa6 equals to the 001x pattern. <br> 2. Whenever the Receive E1 Framer block no longer detects the Debounced Sa6 equals to the 001x pattern. <br> $0=$ Indicates that the "Change in Debounced Sa6=001x" interrupt has not occurred since the last read of this register 1 = Indicates that the "Change in Debounced Sa6=001x" interrupt has occurred since the last read of this register |

Table 117: Receive SA Interrupt Status Register (RSAISR)
Hex Address: 0x0BOC

| BIT | Function | TYPE | Default | Description-Operation |
| :---: | :---: | :---: | :---: | :---: |
| 1 | SA6_other | $\begin{aligned} & \text { RUR/ } \\ & \text { WC } \end{aligned}$ | 0 | Debounced Sa6 = other Combination Interrupt Status <br> This Reset-Upon-Read bit field indicates whether or not the "Change in Debounced Sa6=other combination" interrupt has occurred since the last read of this register. <br> If this interrupt is enabled, then the Receive E1 Framer block will generate an interrupt when it detects the Debounced Sa 6 equals to any other combinations. <br> $0=$ Indicates that the "Debounced $\mathrm{Sa} 6=$ other combination" interrupt has not occurred since the last read of this register 1 = Indicates that the "Debounced $\mathrm{Sa} 6=$ other combination" interrupt has occurred since the last read of this register |
| 0 | SA6_0000 | RUR/ WC | 0 | Change in Debounced Sa6 = 0000 Interrupt Status <br> This Reset-Upon-Read bit field indicates whether or not the "Change in Debounced Sa6=0000" interrupt has occurred since the last read of this register. <br> If this interrupt is enabled, then the Receive E1 Framer block will generate an interrupt in response to either one of the following conditions. <br> 1. Whenever the Receive E1 Framer block detects the Debounced Sa 6 equals to the 0000 pattern. <br> 2. Whenever the Receive E1 Framer block no longer detects the Debounced Sa6 equals to the 0000 pattern. <br> $0=$ Indicates that the "Change in Debounced Sa6=0000" interrupt has not occurred since the last read of this register 1 = Indicates that the "Change in Debounced Sa6=0000" interrupt has occurred since the last read of this register |

Table 118: Receive SA Interrupt Enable Register (RSAIER)
Hex Address: 0x0BOD

| BIT | Function | TYPE | Default | DESCRIPTION-OPERATION |
| :---: | :---: | :---: | :---: | :---: |
| 7 | SA6_1111_ENB | R/W | 0 | Change in Debounced Sa6 = 1111 Interrupt Enable <br> This bit enables or disables the "Change in Debounced Sa6=1111" interrupt within the E1 Receive Framer. <br> If this interrupt is enabled, then the Receive E1 Framer block will generate an interrupt in response to either one of the following conditions. <br> 1. Whenever the Receive E1 Framer block detects the Debounced Sa6 equals to the 1111 pattern. <br> 2. Whenever the Receive E1 Framer block no longer detects the Debounced Sa6 equals to the 1111 pattern. <br> $0=$ Disables the "Change in Debounced Sa6=1111" interrupt within the Receive E1 Framer Block <br> 1 - Enables the "Change in Debounced Sa6=1111" interrupt within the Receive E1 Framer Block |
| 6 | SA6_1110_ENB | R/W | 0 | Change in Debounced Sa6 = 1110 Interrupt Enable <br> This bit enables or disables the "Change in Debounced Sa6=1110" interrupt within the E1 Receive Framer. <br> If this interrupt is enabled, then the Receive E1 Framer block will generate an interrupt in response to either one of the following conditions. <br> 1. Whenever the Receive E1 Framer block detects the Debounced Sa6 equals to the 1110 pattern. <br> 2. Whenever the Receive E1 Framer block no longer detects the Debounced Sa 6 equals to the 1110 pattern. <br> $0=$ Disables the "Change in Debounced Sa6=1110" interrupt within the Receive E1 Framer Block <br> 1 - Enables the "Change in Debounced Sa6=1110" interrupt within the Receive E1 Framer Block |
| 5 | SA6_1100_ENB | R/W | 0 | Change in Debounced Sa6 = 1100 Interrupt Enable <br> This bit enables or disables the "Change in Debounced Sa6=1100" interrupt within the E1 Receive Framer. <br> If this interrupt is enabled, then the Receive E1 Framer block will generate an interrupt in response to either one of the following conditions. <br> 1. Whenever the Receive E1 Framer block detects the Debounced Sa6 equals to the 1100 pattern. <br> 2. Whenever the Receive E1 Framer block no longer detects the Debounced Sa6 equals to the 1100 pattern. <br> $0=$ Disables the "Change in Debounced Sa6=1100" interrupt within the Receive E1 Framer Block <br> 1 - Enables the "Change in Debounced $\mathrm{Sa6}=1100$ " interrupt within the Receive E1 Framer Block |

Table 118: Receive SA Interrupt Enable Register (RSAIER)
Hex Address: Ox0BOD

| BIt | Function | TYPE | Default | Description-Operation |
| :---: | :---: | :---: | :---: | :---: |
| 4 | SA6_1010_ENB | R/W | 0 | Change in Debounced Sa6 = 1010 Interrupt Enable <br> This bit enables or disables the "Change in Debounced Sa6=1010" interrupt within the E1 Receive Framer. <br> If this interrupt is enabled, then the Receive E1 Framer block will generate an interrupt in response to either one of the following conditions. <br> 1. Whenever the Receive E1 Framer block detects the Debounced Sa6 equals to the 1010 pattern. <br> 2. Whenever the Receive E1 Framer block no longer detects the Debounced Sa6 equals to the 1010 pattern. <br> 0 = Disables the "Change in Debounced Sa6=1010" interrupt within the Receive E1 Framer Block <br> 1 - Enables the "Change in Debounced $\mathrm{Sa} 6=1010$ " interrupt within the Receive E1 Framer Block |
| 3 | SA6_1000_ENB | R/W | 0 | Change in Debounced Sa6 = 1000 Interrupt Enable <br> This bit enables or disables the "Change in Debounced Sa6=1000" interrupt within the E1 Receive Framer. <br> If this interrupt is enabled, then the Receive E1 Framer block will generate an interrupt in response to either one of the following conditions. <br> 1. Whenever the Receive E1 Framer block detects the Debounced Sa6 equals to the 1000 pattern. <br> 2. Whenever the Receive E1 Framer block no longer detects the Debounced Sa6 equals to the 1000 pattern. <br> 0 = Disables the "Change in Debounced Sa6=1000" interrupt within the Receive E1 Framer Block <br> 1 - Enables the "Change in Debounced Sa6=1000" interrupt within the Receive E1 Framer Block |
| 2 | SA6_001x_ENB | R/W | 0 | Change in Debounced Sa6 = 001x Interrupt Enable <br> This bit enables or disables the "Change in Debounced Sa6=001x" interrupt within the E1 Receive Framer, where x is don't care. <br> If this interrupt is enabled, then the Receive E1 Framer block will generate an interrupt in response to either one of the following conditions. <br> 1. Whenever the Receive E1 Framer block detects the Debounced Sa6 equals to the 001x pattern. <br> 2. Whenever the Receive E1 Framer block no longer detects the Debounced Sa6 equals to the 001x pattern. <br> 0 = Disables the "Change in Debounced Sa6=001x" interrupt within the Receive E1 Framer Block <br> 1 - Enables the "Change in Debounced Sa6=001x" interrupt within the Receive E1 Framer Block |


| BIT | Function | TYPE | Default | Description-Operation |
| :---: | :---: | :---: | :---: | :---: |
| 1 | SA6_other_ENB | R/W | 0 | Debounced Sa6 = Other Combination Interrupt enable <br> This bit enables or disables the "Debounced Sa6=other combination" interrupt within the E1 Receive Framer. <br> If this interrupt is enabled, then the Receive E1 Framer block will generate an interrupt when it detects the debounced Sa 6 equals to any other combination. <br> 0 = Disables the "Debounced Sa6=other combination" interrupt within the Receive E1 Framer Block <br> 1 - Enables the "Debounced Sa6=other combination" interrupt within the Receive E1 Framer Block |
| 0 | SA6_0000_ENB | R/W | 0 | Change in Debounced Sa6 = 0000 Interrupt Enable <br> This bit enables or disables the "Change in Debounced Sa6=0000" interrupt within the E1 Receive Framer. <br> If this interrupt is enabled, then the Receive E1 Framer block will generate an interrupt in response to either one of the following conditions. <br> 1. Whenever the Receive E1 Framer block detects the Debounced Sa6 equals to the 0000 pattern. <br> 2. Whenever the Receive E1 Framer block no longer detects the Debounced Sa6 equals to the 0000 pattern. <br> $0=$ Disables the "Change in Debounced Sa6=0000" interrupt within the Receive E1 Framer Block <br> 1 - Enables the "Change in Debounced Sa6=0000" interrupt within the Receive E1 Framer Block |

Table 119: Excessive Zero Status Register (EXZSR)
Hex Address: 0x0B0E

| BIT | Function | TYPE | Default | Description-Operation |
| :---: | :---: | :---: | :---: | :---: |
| 5 | SA7_EQ_0_STAT | RO | 0 | Received Sa7 Equals ' 0 ' State <br> This READ ONLY bit field indicates whether or not the Receive E1 Framer is currently declaring the "Sa7 Equals 0" status within the incoming E1 National Bits. <br> The "Received Sa 7 Equals 0 " status will be set to ' 1 ' if the received Sa 7 is 0 for at least 2 out of 3 times. <br> $0=$ Indicates the E1 Receive Framer is currently not declaring the "Received Sa7 Equals 0" status. <br> 1 = Indicates the E1 Receive Framer is currently declaring the "Received Sa7 Equals 0" status. |
| 4-2 | Reserved | - | - | Reserved |
| 1 | SA7_EQ_0_INT | RUR/ WC | 0 | Change in "Sa 7 Equals 0" Interrupt Status <br> This Reset-Upon-Read bit field indicates whether or not the "Change in Sa7 Equals 0" interrupt has occurred since the last read of this register. <br> If this interrupt is enabled, then the Receive E1 Framer block will generate an interrupt in response to either one of the following conditions. <br> 1. Whenever the Receive E1 Framer block detects the Received Sa 7 equals to 0 for at least 2 out of 3 times. <br> 2. Whenever the Receive E1 Framer block no longer detects the Received Sa 7 equals to the 0 . <br> $0=$ Indicates that the "Change in Sa 7 Equals 0 " interrupt has not occurred since the last read of this register 1 = Indicates that the "Change in Sa 7 Equals 0" interrupt has occurred since the last read of this register |
| 0 | EXZ_STATUS | $\begin{aligned} & \text { RUR/ } \\ & \text { WC } \end{aligned}$ | 0 | Change in Excessive Zero Condition Interrupt Status <br> This Reset-Upon-Read bit field indicates whether or not the "Change in Excessive Zero Condition" interrupt within the E1 Receive Framer Block has occurred since the last read of this register. <br> If this interrupt is enabled, then the Receive E1 Framer block will generate an interrupt in response to either one of the following conditions. <br> 1. Whenever the Receive E1 Framer block detects the Excessive Zero Condition. <br> 2. Whenever the Receive E1 Framer block clears the Excessive Zero Condition <br> $0=$ Indicates the "Change in Excessive Zero Condition" interrupt has NOT occurred since the last read of this register <br> 1 = Indicates the "Change in Excessive Zero Condition" interrupt has occurred since the last read of this register |

Table 120: Excessive Zero Enable Register (EXZER)
Hex Address: 0x0B0F

| BIT | Function | TYPE | Default | Description-Operation |
| :---: | :---: | :---: | :---: | :---: |
| 1 | SA7_EQ_0_ENB | R/W | 0 | Change in "Sa 7 Equals 0" Interrupt Enable <br> This bit enables or disables the "Change in Sa7 Equals 0" interrupt within the Receive E1 Framer. <br> If this interrupt is enabled, then the Receive E1 Framer block will generate an interrupt in response to either one of the following conditions. <br> 1. Whenever the Receive E1 Framer block detects the Received Sa 7 equals to 0 for at least 2 out of 3 times. <br> 2. Whenever the Receive E1 Framer block no longer detects the Received Sa 7 equals to the 0 . <br> 0 = Disables the "Change in Sa 7 Equals 0" interrupt within the E1 Receive Framer Block. <br> 1 = Enables the "Change in Sa7 Equals 0" interrupt within the E1 Receive Framer Block. |
| 0 | EXZ_ENB | R/W | 0 | Change in Excessive Zero Condition Interrupt Enable <br> This bit enables or disables the "Change in Excessive Zero Condition" interrupt within the E1 Receive Framer. <br> If this interrupt is enabled, then the Receive E1 Framer block will generate an interrupt in response to either one of the following conditions. <br> 1. Whenever the Receive E1 Framer block detects the Excessive Zero Condition. <br> 2. Whenever the Receive E1 Framer block clears the Excessive Zero Condition <br> 0 = Disables the "Change in Excessive Zero Condition" interrupt within the Receive E1 Framer Block <br> 1 - Enables the "Change in Excessive Zero Condition" interrupt within the Receive E1 Framer Block |

Table 121: RxLOS/CRC Interrupt Status Register (RLCISR)
Hex Address: 0x0B12

| BIt | Function | TYPE | Default | Description-Operation |
| :---: | :---: | :---: | :---: | :---: |
| 4 | AIS16 | RO | 0 | AIS 16 State <br> This bit indicates whether or not the Receive E1 Framer is declaring AIS 16 (Time slot $16=$ All Ones Signal) alarm condition. <br> 0 - Indicates the Receive E1 Framer is currently NOT declaring the AIS16 alarm condition. <br> 1 - Indicates the Receive E1 Framer is currently declaring the AIS16 alarm condition. |
| 3 | RxLOSINT | RUR/ WC | 0 | Change in Receive LOS condition Interrupt Status <br> This bit indicates whether or not the "Change in Receive LOS condition" interrupt has occurred since the last read of this register. If this interrupt is enabled, then the Receive E1 Framer block will generate an interrupt in response to either one of the following conditions. <br> 1. Whenever the Receive E1 Framer block declares the Receive LOS condition. <br> 2. Whenever the Receive E1 Framer block clears the Receive LOS condition. <br> $0=$ Indicates that the "Change in Receive LOS Condition" interrupt has not occurred since the last read of this register. <br> 1 = Indicates that the "Change in Receive LOS Condition" interrupt has occurred since the last read of this register. |
| 2 | CRCLOCK_INT | RUR/ WC | 0 | Change in CRC Multiframe Alignment In-Frame Interrupt Status <br> This bit indicates whether or not the E1 Receive Framer block has lost or gained CRC Multiframe Alignment since the last read of this register. <br> If this interrupt is enabled, then the Receive E1 Framer block will generate an interrupt in response to either one of the following conditions. <br> 1. Whenever the Receive E1 Framer block declares CRC Multiframe Alignment LOCK. <br> 2. Whenever the Receive E1 Framer block declares Loss of CRC Multiframe Alignment. <br> $0=$ Indicates that the "Change in CRC Multiframe Alignment InFrame" interrupt has not occurred since the last read of this register. 1 = Indicates that the "Change in CRC Multiframe Alignment InFrame" interrupt has occurred since the last read of this register. |


| BIT | Function | TYPE | Default | Description-OpERATION |
| :---: | :---: | :---: | :---: | :---: |
| 1 | CASLOCK_INT | $\begin{aligned} & \text { RUR/ } \\ & \text { WC } \end{aligned}$ | 0 | Change in CAS Multiframe Alignment In-Frame Interrupt Status <br> This bit indicates whether or not the E1 Receive Framer block has lost or gained CAS Multiframe Alignments since the last read of this register. <br> If this interrupt is enabled, then the Receive E1 Framer block will generate an interrupt in response to either one of the following conditions. <br> 1. Whenever the Receive E1 Framer block declares CAS Multiframe Alignment LOCK. <br> 2. Whenever the Receive E1 Framer block declares Loss of CAS Multiframe Alignment. <br> $0=$ Indicates that the "Change in CAS Multiframe Alignment InFrame" interrupt has not occurred since the last read of this register. 1 = Indicates that the "Change in CAS Multiframe Alignment InFrame" interrupt has occurred since the last read of this register. |
| 0 | AIS16_INT | $\begin{aligned} & \text { RUR/ } \\ & \text { WC } \end{aligned}$ | 0 | Change in AIS16 Alarm Condition Interrupt Status <br> This bit indicates whether or not the "Change in AIS16 Alarm Condition" interrupt has occurred since the last read of this register. If this interrupt is enabled, then the Receive E1 Framer block will generate an interrupt in response to either one of the following conditions. <br> 1. Whenever the Receive E1 Framer block declares AIS16 (TimeSlot $16=$ All Ones) condition. <br> 2. Whenever the Receive E1 Framer block clears AIS16 (TimeSlot $16=$ All Ones) condition. <br> $0=$ Indicates that the "Change in AIS16 Condition" interrupt has not occurred since the last read of this register. 1 = Indicates that the "Change in AIS16 Condition" interrupt has occurred since the last read of this register. |

Table 122: RxLOS/CRC Interrupt Enable Register (RLCIER)
Hex Address: 0x0B13

| BIt | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
| :---: | :--- | :---: | :---: | :--- |
| 3 | RxLOS_ENB | R/W | 0 | Change in Receive LOS Condition Interrupt Enable <br> This bit enables the "Change in Receive LOS Condition" interrupt. <br> $0=$ Enables "Change in Receive LOS Condition" Interrupt. <br> $1=$ Disables "Change in Receive LOS Condition" Interrupt. |
| 2 | CRCLOCK_ENB | R/W | 0 | Change in CRC Multiframe Alignment In-Frame Interrupt Enable <br> This bit enables the "Change in CRC Multiframe Alignment In-Frame" <br> interrupt. <br> $0=$ Enables "Change in CRC Multiframe Alignment In-Frame" Interrupt. <br> $1=$ Disables "Change in CRC Multiframe Alignment In-Frame" Interrupt. |
| 1 | CASLOCK_ENB | R/W | 0 | Change in CAS Multiframe Alignment In-Frame Interrupt Enable <br> This bit enables the "Change in CAS Multiframe Alignment In-Frame" <br> interrupt. <br> $0=$ Enables "Change in CAS Multiframe Alignment In-Frame" Interrupt. <br> $1=$ Disables "Change in CAS Multiframe Alignment In-Frame" Interrupt. |
| 0 | AIS16_ENB | R/W | 0 | Change in AIS16 Condition Interrupt Enable <br> This bit enables the "Change in AIS16 (Time Slot 16 = All Ones) Condi- <br> tion" interrupt. <br> $0=$ Enables "Change in AIS 16 Condition" Interrupt. <br> $1=$ Disables "Change in AIS 16 Condition" Interrupt. |

Table 123: Data Link Status Register 2 (DLSR2)
Hex Address: 0x0B16

| ВIt | Function | TYPE | Default | Description-Operation |
| :---: | :---: | :---: | :---: | :---: |
| 7 | MSG TYPE | RO | 0 | HDLC2 Message Type Identifier <br> This READ ONLY bit indicates the type of data link message received by Receive HDLC 2 Controller. Two types of data link messages are supported within the XRT86VL30 device: Message Oriented Signaling (MOS) or Bit-Oriented Signalling (BOS). <br> 0 = Indicates Bit-Oriented Signaling (BOS) type data link message is received <br> 1 = Indicates Message Oriented Signaling (MOS) type data link message is received |
| 6 | TxSOT | RUR/ WC | 0 | Transmit HDLC2 Controller Start of Transmission (TxSOT) Interrupt Status <br> This Reset-Upon-Read bit indicates whether or not the "Transmit HDLC2 Controller Start of Transmission (TxSOT) "Interrupt has occurred since the last read of this register. Transmit HDLC2 Controller will declare this interrupt when it has started to transmit a data link message. For sending large HDLC messages, start loading the next available buffer once this interrupt is detected. <br> $0=$ Transmit HDLC2 Controller Start of Transmission (TxSOT) interrupt has not occurred since the last read of this register 1 = Transmit HDLC2 Controller Start of Transmission interrupt (TxSOT) has occurred since the last read of this register. |
| 5 | RxSOT | RUR/ WC | 0 | Receive HDLC2 Controller Start of Reception (RxSOT) Interrupt Status <br> This Reset-Upon-Read bit indicates whether or not the Receive HDLC2 Controller Start of Reception (RxSOT) interrupt has occurred since the last read of this register. Receive HDLC2 Controller will declare this interrupt when it has started to receive a data link message. <br> 0 = Receive HDLC2 Controller Start of Reception (RxSOT) interrupt has not occurred since the last read of this register <br> 1 = Receive HDLC2 Controller Start of Reception (RxSOT) interrupt has occurred since the last read of this register |
| 4 | TxEOT | RUR/ WC | 0 | Transmit HDLC2 Controller End of Transmission (TxEOT) Interrupt Status <br> This Reset-Upon-Read bit indicates whether or not the Transmit HDLC2 Controller End of Transmission (TxEOT) Interrupt has occurred since the last read of this register. Transmit HDLC2 Controller will declare this interrupt when it has completed its transmission of a data link message. For sending large HDLC messages, it is critical to load the next available buffer before this interrupt occurs. <br> 0 = Transmit HDLC2 Controller End of Transmission (TxEOT) interrupt has not occurred since the last read of this register 1 = Transmit HDLC2 Controller End of Transmission (TxEOT) interrupt has occurred since the last read of this register |

Table 123: Data Link Status Register 2 (DLSR2)
Hex Address: 0x0B16

| BIt | Function | TYPE | Default | Description-Operation |
| :---: | :---: | :---: | :---: | :---: |
| 3 | RxEOT | RUR/ WC | 0 | Receive HDLC2 Controller End of Reception (RxEOT) Interrupt Status <br> This Reset-Upon-Read bit indicates whether or not the Receive HDLC2 Controller End of Reception (RxEOT) Interrupt has occurred since the last read of this register. Receive HDLC2 Controller will declare this interrupt once it has completely received a full data link message, or once the buffer is full. <br> 0 = Receive HDLC2 Controller End of Reception (RxEOT) interrupt has not occurred since the last read of this register <br> 1 = Receive HDLC2 Controller End of Reception (RxEOT) Interrupt has occurred since the last read of this register |
| 2 | FCS Error | RUR/ WC | 0 | FCS Error Interrupt Status <br> This Reset-Upon-Read bit indicates whether or not the FCS Error Interrupt has occurred since the last read of this register. Receive HDLC2 Controller will declare this interrupt when it has detected the FCS error in the most recently received data link message. $0=$ FCS Error interrupt has not occurred since the last read of this register <br> 1 = FCS Error interrupt has occurred since the last read of this register |
| 1 | Rx ABORT | RUR/ WC | 0 | Receipt of Abort Sequence Interrupt Status <br> This Reset-Upon-Read bit indicates whether or not the Receipt of Abort Sequence interrupt has occurred since last read of this register. Receive HDLC2 Controller will declare this interrupt if it detects the Abort Sequence (i.e. a string of seven (7) consecutive 1's) in the incoming data link channel. <br> $0=$ Receipt of Abort Sequence interrupt has not occurred since last read of this register <br> 1 = Receipt of Abort Sequence interrupt has occurred since last read of this register |
| 0 | RxIDLE | RUR/ WC | 0 | Receipt of Idle Sequence Interrupt Status <br> This Reset-Upon-Read bit indicates whether or not the Receipt of Idle Sequence interrupt has occurred since the last read of this register. The Receive HDLC2 Controller will declare this interrupt if it detects the flag sequence octet ( $0 \times 7 \mathrm{E}$ ) in the incoming data link channel. If RxIDLE "AND" RxEOT occur together, then the entire HDLC message has been received. <br> $0=$ Receipt of Idle Sequence interrupt has not occurred since last read of this register <br> 1 = Receipt of Idle Sequence interrupt has occurred since last read of this register. |

Table 124: Data Link Interrupt Enable Register 2 (DLIER2)
Hex Address: 0x0B17

| BIT | Function | TYPE | Default | Description-Operation |
| :---: | :---: | :---: | :---: | :---: |
| 7 | Reserved | - | - | Reserved |
| 6 | TxSOT ENB | R/W | 0 | Transmit HDLC2 Controller Start of Transmission (TxSOT) Interrupt Enable <br> This bit enables or disables the "Transmit HDLC2 <br> Controller Start of Transmission (TxSOT) "Interrupt within the XRT86VL30 device. Once this interrupt is enabled, the Transmit HDLC2 Controller will generate an interrupt when it has started to transmit a data link message. <br> $0=$ Disables the Transmit HDLC2 Controller Start of Transmission (TxSOT) interrupt. <br> 1 = Enables the Transmit HDLC2 Controller Start of Transmission (TxSOT) interrupt. |
| 5 | RxSOT ENB | R/W | 0 | Receive HDLC2 Controller Start of Reception (RxSOT) Interrupt Enable <br> This bit enables or disables the "Receive HDLC2 <br> Controller Start of Reception (RxSOT) "Interrupt within the XRT86VL30 device. Once this interrupt is enabled, the Receive HDLC2 Controller will generate an interrupt when it has started to receive a data link message. <br> 0 = Disables the Receive HDLC2 Controller Start of Reception (RxSOT) interrupt. <br> 1 = Enables the Receive HDLC2 Controller Start of Reception (RxSOT) interrupt. |
| 4 | TxEOT ENB | R/W | 0 | Transmit HDLC2 Controller End of Transmission (TxEOT) Interrupt Enable <br> This bit enables or disables the "Transmit HDLC2 <br> Controller End of Transmission (TxEOT) "Interrupt within the XRT86VL30 device. Once this interrupt is enabled, the Transmit HDLC2 Controller will generate an interrupt when it has finished transmitting a data link message. <br> 0 = Disables the Transmit HDLC2 Controller End of Transmission (TxEOT) interrupt. <br> 1 = Enables the Transmit HDLC2 Controller End of Transmission (TxEOT) interrupt. |
| 3 | RxEOT ENB | R/W | 0 | Receive HDLC2 Controller End of Reception (RxEOT) Interrupt Enable <br> This bit enables or disables the "Receive HDLC2 <br> Controller End of Reception (RxEOT) "Interrupt within the XRT86VL30 device. Once this interrupt is enabled, the Receive HDLC2 Controller will generate an interrupt when it has finished receiving a complete data link message. <br> 0 = Disables the Receive HDLC2 Controller End of Reception (RxEOT) interrupt. <br> 1 = Enables the Receive HDLC2 Controller End of Reception (RxEOT) interrupt. |

Table 124: Data Link Interrupt Enable Register 2 (DLIER2)

| BIt | Function | TYPE | Default | Description-Operation |
| :---: | :---: | :---: | :---: | :---: |
| 2 | FCS ERR ENB | R/W | 0 | FCS Error Interrupt Enable <br> This bit enables or disables the "Received FCS Error "Interrupt within the XRT86VL30 device. Once this interrupt is enabled, the Receive HDLC2 Controller will generate an interrupt when it has detected the FCS error within the incoming data link message. <br> 0 = Disables the "Receive FCS Error" interrupt. <br> 1 = Enables the "Receive FCS Error" interrupt. |
| 1 | RxABORT ENB | R/W | 0 | Receipt of Abort Sequence Interrupt Enable <br> This bit enables or disables the "Receipt of Abort Sequence" Interrupt within the XRT86VL30 device. Once this interrupt is enabled, the Receive HDLC2 Controller will generate an interrupt when it has detected the Abort Sequence (i.e. a string of seven (7) consecutive 1's) within the incoming data link channel. <br> $0=$ Disables the "Receipt of Abort Sequence" interrupt. <br> 1 = Enables the "Receipt of Abort Sequence" interrupt. |
| 0 | RxIDLE ENB | R/W | 0 | Receipt of Idle Sequence Interrupt Enable <br> This bit enables or disables the "Receipt of Idle Sequence" Interrupt within the XRT86VL30 device. Once this interrupt is enabled, the Receive HDLC2 Controller will generate an interrupt when it has detected the Idle Sequence Octet (i.e. 0x7E) within the incoming data link channel. <br> $0=$ Disables the "Receipt of Idle Sequence" interrupt. <br> 1 = Enables the "Receipt of Idle Sequence" interrupt. |

Table 125: Data Link Status Register 3 (DLSR3)
Hex Address: 0x0B26

| BIt | Function | TYPE | Default | Description-Operation |
| :---: | :---: | :---: | :---: | :---: |
| 7 | MSG TYPE | $\begin{aligned} & \text { RUR/ } \\ & \text { WC } \end{aligned}$ | 0 | HDLC3 Message Type Identifier <br> This READ ONLY bit indicates the type of data link message received by Receive HDLC 3 Controller. Two types of data link messages are supported within the XRT86VL30 device: Message Oriented Signaling (MOS) or Bit-Oriented Signalling (BOS). <br> 0 = Indicates Bit-Oriented Signaling (BOS) type data link message is received <br> 1 = Indicates Message Oriented Signaling (MOS) type data link message is received |
| 6 | TxSOT | RUR/ <br> WC | 0 | Transmit HDLC3 Controller Start of Transmission (TxSOT) Interrupt Status <br> This Reset-Upon-Read bit indicates whether or not the "Transmit HDLC3 Controller Start of Transmission (TxSOT) "Interrupt has occurred since the last read of this register. Transmit HDLC3 Controller will declare this interrupt when it has started to transmit a data link message. For sending large HDLC messages, start loading the next available buffer once this interrupt is detected. <br> $0=$ Transmit HDLC3 Controller Start of Transmission (TxSOT) interrupt has not occurred since the last read of this register <br> 1 = Transmit HDLC3 Controller Start of Transmission interrupt (TxSOT) has occurred since the last read of this register. |
| 5 | RxSOT | $\begin{aligned} & \text { RUR/ } \\ & \text { WC } \end{aligned}$ | 0 | Receive HDLC3 Controller Start of Reception (RxSOT) Interrupt Status <br> This Reset-Upon-Read bit indicates whether or not the Receive HDLC3 Controller Start of Reception (RxSOT) interrupt has occurred since the last read of this register. Receive HDLC3 Controller will declare this interrupt when it has started to receive a data link message. <br> $0=$ Receive HDLC3 Controller Start of Reception (RxSOT) interrupt has not occurred since the last read of this register <br> 1 = Receive HDLC3 Controller Start of Reception (RxSOT) interrupt has occurred since the last read of this register |
| 4 | TxEOT | RUR WC | 0 | Transmit HDLC3 Controller End of Transmission (TxEOT) Interrupt Status <br> This Reset-Upon-Read bit indicates whether or not the Transmit HDLC3 Controller End of Transmission (TxEOT) Interrupt has occurred since the last read of this register. Transmit HDLC3 Controller will declare this interrupt when it has completed its transmission of a data link message. For sending large HDLC messages, it is critical to load the next available buffer before this interrupt occurs. <br> $0=$ Transmit HDLC3 Controller End of Transmission (TxEOT) interrupt has not occurred since the last read of this register <br> 1 = Transmit HDLC3 Controller End of Transmission (TxEOT) interrupt has occurred since the last read of this register |

Table 125: Data Link Status Register 3 (DLSR3)
Hex Address: 0x0B26

| BIT | Function | TYPE | Default | Description-Operation |
| :---: | :---: | :---: | :---: | :---: |
| 3 | RxEOT | RUR/ WC | 0 | Receive HDLC3 Controller End of Reception (RxEOT) Interrupt Status <br> This Reset-Upon-Read bit indicates whether or not the Receive HDLC3 Controller End of Reception (RxEOT) Interrupt has occurred since the last read of this register. Receive HDLC3 Controller will declare this interrupt once it has completely received a full data link message, or once the buffer is full. <br> 0 = Receive HDLC3 Controller End of Reception (RxEOT) interrupt has not occurred since the last read of this register <br> 1 = Receive HDLC3 Controller End of Reception (RxEOT) Interrupt has occurred since the last read of this register |
| 2 | FCS Error | RUR/ WC | 0 | FCS Error Interrupt Status <br> This Reset-Upon-Read bit indicates whether or not the FCS Error Interrupt has occurred since the last read of this register. Receive HDLC3 Controller will declare this interrupt when it has detected the FCS error in the most recently received data link message. <br> $0=$ FCS Error interrupt has not occurred since the last read of this register <br> 1 = FCS Error interrupt has occurred since the last read of this register |
| 1 | Rx ABORT | RUR/ <br> WC | 0 | Receipt of Abort Sequence Interrupt Status <br> This Reset-Upon-Read bit indicates whether or not the Receipt of Abort Sequence interrupt has occurred since last read of this register. Receive HDLC3 Controller will declare this interrupt if it detects the Abort Sequence (i.e. a string of seven (7) consecutive 1's) in the incoming data link channel. <br> 0 = Receipt of Abort Sequence interrupt has not occurred since last read of this register <br> 1 = Receipt of Abort Sequence interrupt has occurred since last read of this register |
| 0 | RxIDLE | RUR/ <br> WC | 0 | Receipt of Idle Sequence Interrupt Status <br> This Reset-Upon-Read bit indicates whether or not the Receipt of Idle Sequence interrupt has occurred since the last read of this register. The Receive HDLC3 Controller will declare this interrupt if it detects the flag sequence octet ( $0 \times 7 \mathrm{E}$ ) in the incoming data link channel. If RxIDLE "AND" RxEOT occur together, then the entire HDLC message has been received. <br> $0=$ Receipt of Idle Sequence interrupt has not occurred since last read of this register <br> 1 = Receipt of Idle Sequence interrupt has occurred since last read of this register. |

Table 126: Data Link Interrupt Enable Register 3 (DLIER3)
Hex Address: 0x0B27

| BIt | Function | TYPE | Default | Description-Operation |
| :---: | :---: | :---: | :---: | :---: |
| 7 | Reserved | - | - | Reserved |
| 6 | TxSOT ENB | R/W | 0 | Transmit HDLC3 Controller Start of Transmission (TxSOT) Interrupt Enable <br> This bit enables or disables the "Transmit HDLC3 Controller Start of Transmission (TxSOT) "Interrupt within the XRT86VL30 device. Once this interrupt is enabled, the Transmit HDLC3 Controller will generate an interrupt when it has started to transmit a data link message. <br> $0=$ Disables the Transmit HDLC3 Controller Start of Transmission (TxSOT) interrupt. <br> 1 = Enables the Transmit HDLC3 Controller Start of Transmission (TxSOT) interrupt. |
| 5 | RxSOT ENB | R/W | 0 | Receive HDLC3 Controller Start of Reception (RxSOT) Interrupt Enable <br> This bit enables or disables the "Receive HDLC3 <br> Controller Start of Reception (RxSOT) "Interrupt within the XRT86VL30 device. Once this interrupt is enabled, the Receive HDLC3 Controller will generate an interrupt when it has started to receive a data link message. <br> 0 = Disables the Receive HDLC3 Controller Start of Reception (RxSOT) interrupt. <br> 1 = Enables the Receive HDLC3 Controller Start of Reception (RxSOT) interrupt. |
| 4 | TxEOT ENB | R/W | 0 | Transmit HDLC3 Controller End of Transmission (TxEOT) Interrupt Enable <br> This bit enables or disables the "Transmit HDLC3 <br> Controller End of Transmission (TxEOT) "Interrupt within the XRT86VL30 device. Once this interrupt is enabled, the Transmit HDLC3 Controller will generate an interrupt when it has finished transmitting a data link message. <br> 0 = Disables the Transmit HDLC3 Controller End of Transmission (TxEOT) interrupt. <br> 1 = Enables the Transmit HDLC3 Controller End of Transmission (TxEOT) interrupt. |
| 3 | RxEOT ENB | R/W | 0 | Receive HDLC3 Controller End of Reception (RxEOT) Interrupt Enable <br> This bit enables or disables the "Receive HDLC3 <br> Controller End of Reception (RxEOT) "Interrupt within the XRT86VL30 device. Once this interrupt is enabled, the Receive HDLC3 Controller will generate an interrupt when it has finished receiving a complete data link message. <br> 0 = Disables the Receive HDLC3 Controller End of Reception (RxEOT) interrupt. <br> 1 = Enables the Receive HDLC3 Controller End of Reception (RxEOT) interrupt. |

Table 126: Data Link Interrupt Enable Register 3 (DLier3)
Hex Address: 0x0B27

| BIt | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
| :---: | :--- | :---: | :---: | :--- |
| 2 | FCS ERR ENB | R/W | 0 | FCS Error Interrupt Enable <br> This bit enables or disables the "Received FCS Error "Interrupt <br> within the XRT86VL30 device. Once this interrupt is enabled, the <br> Receive HDLC3 Controller will generate an interrupt when it has <br> detected the FCS error within the incoming data link message. <br> $0=$ Disables the "Receive FCS Error" interrupt. <br> $1=$ Enables the "Receive FCS Error" interrupt. |
| 1 | RxABORT ENB | R/W | 0 | Receipt of Abort Sequence Interrupt Enable <br> This bit enables or disables the "Receipt of Abort Sequence" Inter- <br> rupt within the XRT86VL30 device. Once this interrupt is enabled, <br> the Receive HDLC3 Controller will generate an interrupt when it has <br> detected the Abort Sequence (i.e. a string of seven (7) consecutive <br> $1 ’ s) ~ w i t h i n ~ t h e ~ i n c o m i n g ~ d a t a ~ l i n k ~ c h a n n e l . ~$ |
| $0=$ Disables the "Receipt of Abort Sequence" interrupt. |  |  |  |  |
| $1=$ Enables the "Receipt of Abort Sequence" interrupt. |  |  |  |  |$|$

Table 127: E1 BOC Interrupt Status Register (BOCISR 0x0B70h)

| BIT7 | BIT6 | BIT5 | BIT4 | BIT3 | BIT2 | BIT1 | BIT0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RMTCH3 | RMTCH2 | Reserved |  | RSSMF | TSSME | RMTCH1 | RBOC |
| RUR | RUR | RUR | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

## BIT 7 - Receive SSM Match 3 Event

This bit is set when the receive SSM message is equal to the RSSM Match 3 message, and filter validation has occured.
\} 0 - No Match
\} 1 - Match 3

## BIT 6 - Receive SSM Match 2 Event

This bit is set when the receive SSM message is equal to the RSSM Match 2 message, and filter validation has occured.
\} 0 - No Match
\} 1 - Match 2
BITS [5:4] - Reserved
BIT 3 - RSSM Register Full Event (Receive Start of Transfer)
This bit is set when the RSSM register is full. This register is not gated by the filter. It is set any time a valid BOC message has been received.
\} 0 - Not Full
\} 1 - Full

## BIT 2 - TSSM Register Empty Event (Transmit End of Transfer)

This bit is set when the TSSM register has been emptied according to amount of repetitions programmed into the TxBYTE count register 0xn178h. This alarm is meant to be an indicator of a complete BOC transmission for system alert or to initiate a response for future processing.
\} 0 - Not Emptied
\} 1 -Emptied
BIT 1 - Receive SSM Match 1 Event
This bit is set when the receive SSM message is equal to the RSSM Match 1 message, and filter validation has occured.
\} 0 - No Match
\} 1 - Match 1
BIT 0 - Receive BOC Detector Change of Status
This bit is set to 1 any time a change has occured with the RSSM message. This alarm will NOT be set unless the filter setting has been satisfied.
\} 0 - No Change
\} 1-Change of Status

Table 128: E1 BOC Interrupt Enable Register (BOCIER 0x0B71h)

| BIT7 | BIT6 | BIT5 | BIT4 | BIT3 | BIT2 | BIT1 | BIT0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RMTCH3 | RMTCH2 | Reserved |  | RSSMF | TSSME | RMTCH1 | RBOC |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

## BIT 7 - Receive SSM Match 3 Event

This bit is used to enable the RSSM Match 3 message Interrupt.
\} 0 - Disabled
\} 1 -Interrupt Enabled

## BIT 6 - Receive SSM Match 2 Event

This bit is used to enable the RSSM Match 2 message Interrupt.
\} 0 -Disabled
\} 1 - Interrupt Enabled
BITS [5:4] - Reserved
BIT 3-RSSM Register Full Event
This bit is used to enable the RSSM Full Interrupt.
\} 0 - Disabled
\} 1-Interrupt Enabled

## BIT 2 - TSSM Register Empty Event

This bit is used to enable the TSSM Empty Interrupt.
\} 0 - Disabled
\} 1-Interrupt Enabled
BIT 1 - Receive SSM Match 1 Event
This bit is used to enable the RSSM Match 1 message Interrupt.
\} 0 - Disabled
\} 1 -Interrupt Enabled
BIT 0 - Receive BOC Detector Change of Status
This bit is used to enable the BOC detector change of status Interrupt.
\} 0 - Disabled
\} 1-Interrupt Enabled

Table 129: E1 bOC Unstable Interrupt Status Register (BOCUISR 0x0b74h)

| BIT7 | BIT6 | BIT5 | BIT4 | BIT3 | BIT2 | BIT1 | BIT0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Reserved | Unstable | Reserved |  |  |  |  |  |
| RUR | RUR | RUR | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

## BIT 7 - Reserved

BIT 6 - Unstable SSM Message Interrupt Status
This bit will be set to ' 1 ' anytime the receive SSM message has changed from its previous value, IF the SSM message was valid. Therefore, this interrupt is only active once the BOC has received a valid SSM message. This register is Reset Upon Read.
\} 0 - No Change in SSM
\} 1 - Change in SSM
BITS [5:0] - Reserved

Table 130: E1 BOC Unstable Interrupt Enable Register (BOCUIER 0x0B75h)

| BIT7 | BIT6 | BIT5 | BIT4 | BIT3 | BIT2 | BIT1 | BIT0 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Reserved | Unstable | Reserved |  |  |  |  |  |  |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |  |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |

## BIT 7 - Reserved

BIT 6 - Unstable SSM Message Interrupt Enable
This bit is used to enable the Unstable SSM message Interrupt. Unstable is defined as anytime the receive SSM message has changed from its previous value, IF the SSM message was valid. Therefore, this interrupt is only active once the BOC has received a valid SSM message.
\} 0 - Disabled
\} 1 - Interrupt Enabled
BITS [5:0] - Reserved

### 2.0 LINE INTERFACE UNIT (LIU SECTION) REGISTERS

Table 131: LIU Channel Control Register 0 (LiUCCRO)

| BIT | Function | TYPE | Default | Description-Operation |
| :---: | :---: | :---: | :---: | :---: |
| 7 | QRSS_n/ PRBS_n | R/W | 0 | QRSS/PRBS Select Bits <br> These bits are used to select between QRSS and PRBS. $\begin{aligned} & 0=\text { PRBS_n }\left(2^{15}-1\right) \\ & 1=\text { QRSS_n }\left(2^{20}-1\right) \end{aligned}$ |
| 6 | $\begin{aligned} & \text { PRBS_Rx_n/ } \\ & \text { PRBS_Tx_n } \end{aligned}$ | R/W | 0 | PRBS Receive/Transmit Select: <br> This bit is used to select where the output of the PRBS Generator is directed if PRBS generation is enabled. <br> $0=$ Normal Operation - PRBS generator is output on TTIP and TRING if PRBS generation is enabled. <br> $1=$ PRBS Generator is output on RPOS and RCLK. $\text { Bit } 6=\text { "0" }$ |
| 5 | RXON_n | R/W | 0 | Receiver ON: <br> This bit permits the user to either turn on or turn off the Receive Section of XRT86VL30. If the user turns on the Receive Section, then XRT86VL30 will begin to receive the incoming data-stream via the RTIP and RRING input pins. <br> Conversely, if the user turns off the Receive Section, then the entire Receive Section except the MCLKIN Phase Locked Loop (PLL) will be powered down. <br> $0=$ Shuts off the Receive Section of XRT86VL30. <br> 1 = Turns on the Receive Section of XRT86VL30. |

Table 131: liU Channel Control Register 0 (LiUCCRO)
Hex Address: 0x0F00

| BIt | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
| :---: | :---: | :---: | :---: | :--- |
| $4-0$ | EQC[4:0] | R/W | 00000 | Equalizer Control [4:0]: <br> These bits are used to control the transmit pulse shaping, transmit <br> line build-out (LBO) and receive sensitivity level. <br> The Transmit Pulse Shape can be controlled by adjusting the Trans- <br> mit Line Build-Out Settings for different cable length in E1 mode. <br> Transmit pulse shape can also be controlled by using the Arbitrary <br> mode, where users can specify the amplitude of the pulse shape by <br> using the 8 Arbitrary Pulse Segments provided in the LIU registers <br> (0x0f08-0xOf0F), where n is the channel number. <br> The XRT86VL30 device supports both long haul and short haul <br> applications which can also be selected using the EQC[4:0] bits. <br> Table 132 presents the corresponding Transmit Line Build Out and <br> Receive Sensitivity settings using different combinations of these <br> five EQC[4:0] bits. |

Table 132: Equalizer Control and Transmit Line Build Out

| EQC[4:0] | T1 Mode/Receive Sensitivity | Transmit LBO | Cable |
| :---: | :---: | :---: | :---: |
| 0x00h | T1 Long Haul/36dB | 0dB | $100 \Omega$ TP |
| 0x01h | T1 Long Haul/36dB | $-7.5 \mathrm{~dB}$ | $100 \Omega$ TP |
| 0x02h | T1 Long Haul/36dB | -15dB | $100 \Omega$ TP |
| 0x03h | T1 Long Haul/36dB | -22.5dB | $100 \Omega$ TP |
| 0x04h | T1 Long Haul/45dB | OdB | $100 \Omega$ TP |
| 0x05h | T1 Long Haul/45dB | -7.5dB | $100 \Omega \mathrm{TP}$ |
| 0x06h | T1 Long Haul/45dB | -15dB | $100 \Omega$ TP |
| 0x07h | T1 Long Haul/45dB | -22.5dB | $100 \Omega$ TP |
| 0x08h | T1 Short Haul/15dB | 0 to 133 feet (0.6dB) | $100 \Omega \mathrm{TP}$ |
| 0x09h | T1 Short Haul/15dB | 133 to 266 feet (1.2dB) | $100 \Omega$ TP |
| 0x0Ah | T1 Short Haul/15dB | 266 to 399 feet (1.8dB) | $100 \Omega$ TP |
| 0x0Bh | T1 Short Haul/15dB | 399 to 533 feet (2.4dB) | $100 \Omega$ TP |
| $0 \times 0 \mathrm{Ch}$ | T1 Short Haul/15dB | 533 to 655 feet (3.0dB) | $100 \Omega$ TP |
| 0x0Dh | T1 Short Haul/15dB | Arbitrary Pulse | $100 \Omega$ TP |
| 0x0Eh | T1 Gain Mode/29dB | 0 to 133 feet (0.6dB) | $100 \Omega$ TP |
| 0x0Fh | T1 Gain Mode/29dB | 133 to 266 feet (1.2dB) | $100 \Omega$ TP |
| 0x10h | T1 Gain Mode/29dB | 266 to 399 feet (1.8dB) | $100 \Omega$ TP |
| 0x11h | T1 Gain Mode/29dB | 399 to 533 feet (2.4dB) | $100 \Omega$ TP |
| 0x12h | T1 Gain Mode/29dB | 533 to 655 feet (3.0dB) | $100 \Omega$ TP |
| 0x13h | T1 Gain Mode/29dB | Arbitrary Pulse | $100 \Omega$ TP |
| 0x14h | T1 Gain Mode/29dB | OdB | $100 \Omega$ TP |
| 0x15h | T1 Gain Mode/29dB | $-7.5 \mathrm{~dB}$ | $100 \Omega$ TP |
| 0x16h | T1 Gain Mode/29dB | -15dB | $100 \Omega$ TP |
| 0x17h | T1 Gain Mode/29dB | -22.5dB | $100 \Omega$ TP |
| 0x18h | E1 Long Haul/36dB | ITU G. 703 | $75 \Omega$ Coax |
| $0 \times 19 \mathrm{~h}$ | E1 Long Haul/36dB | ITU G. 703 | $120 \Omega$ TP |
| 0x1Ah | E1 Long Haul/45dB | ITU G. 703 | $75 \Omega$ Coax |
| $0 \times 1 \mathrm{Bh}$ | E1 Long Haul/45dB | ITU G. 703 | $120 \Omega$ TP |
| $0 \times 1 \mathrm{Ch}$ | E1 Short Haul/15dB | ITU G. 703 | $75 \Omega$ Coax |
| $0 \times 1 \mathrm{Dh}$ | E1 Short Haul/15dB | ITU G. 703 | $120 \Omega$ TP |
| 0x1Eh | E1 Gain Mode/29dB | ITU G. 703 | $75 \Omega$ Coax |
| 0x1Fh | E1 Gain Mode/29dB | ITU G. 703 | $120 \Omega$ TP |

Table 133: LIU Channel Control Register 1 (LIUCCR1)
Hex Address: 0x0f01

| ВIt | Function | TYPE | Default | Description-Operation |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 7 | RXTSEL_n | R/W | 0 | Receiver Termination Select: <br> Upon power up, the receivers are in "High" impedance. The receive termination can be selected by setting this bit according to the following table: |  |  |
|  |  |  |  | RXTSEL | RX Termination |  |
|  |  |  |  | 0 | "High" Impedance |  |
|  |  |  |  | 1 | Internal |  |
| 6 | TXTSEL_n | R/W | 0 | Transmit Termination Select: <br> This bit is used to select between internal termination or "High" impedance modes for the E1 transmitter according to the following table: |  |  |
|  |  |  |  | TXTSEL | TX Termination |  |
|  |  |  |  | 0 | "High" Impedance |  |
|  |  |  |  | 1 | Internal |  |
| 5-4 | TERSEL[1:0] | R/W | 00 | Termination Impedance Select [1:0]: <br> These bits are used to control the transmit and receive termination impedance when the LIU block is configured in Internal Termination Mode. <br> In internal termination mode, (i.e., TXTSEL = " 1 " and RXTSEL = "1"), internal transmit and receive termination can be selected according to the following table: |  |  |
|  |  |  |  | TERSEL1 | TERSELO | Internal Transmit and Receive Termination |
|  |  |  |  | 0 | 0 | $100 \Omega$ |
|  |  |  |  | 0 | 1 | $110 \Omega$ |
|  |  |  |  | 1 | 0 | $75 \Omega$ |
|  |  |  |  | 1 | 1 | $120 \Omega$ |
|  |  |  |  | Note: In the internal should be AC co | termination oupled to the | mode, the transmitter output transformer. |
| 3 | RxJASEL_n | R/W | 0 | Receive Jitter Attenuat <br> This bit permits the user the Receive Path within 0 = Disables the Jitter At within the Receive E1 LI 1 = Enables the Jitter Att within the Receive E1 LI | tor Enable to enable or the XRT86V ttenuator to IU Block. tenuator to IU Block. | disable the Jitter Attenuator in L30 device. <br> operate in the Receive Path <br> perate in the Receive Path |


| BIt | Function | TYPE | Default | Description-Operation |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 2 | TxJASEL_n | R/W | 0 | Transmit Jitter Attenuator Enable <br> This bit permits the user to enable or disable the Jitter Attenuator in the Transmit Path within the XRT86VL30 device. <br> $0=$ Disables the Jitter Attenuator to operate in the Transmit Path within the Transmit E1 LIU Block. <br> 1 = Enables the Jitter Attenuator to operate in the Transmit Path within the Transmit E1 LIU Block. |  |  |  |  |
| 1 | JABW_n | R/W | 0 | Jitter Attenuator Bandwidth Select: <br> In E1 mode, this bit is used to select the Jitter Attenuator Bandwidth as well as the FIFO size. <br> 1 = Selects a 1.5 Hz Bandwidth for the Jitter Attenuator. The FIFO length will be automatically set to 64 bits. <br> $0=$ Setting this bit to " 0 " will select 10 Hz Bandwidth for the Jitter Attenuator. The FIFOS (bit D0 of this register) will be used to select the FIFO size. <br> The table below presents the Jitter Attenuator and FIFO settings corresponding to the combinations of this JABW and FIFOS bits in both T1 and E1 mode. |  |  |  |  |
|  |  |  |  | Mode | JABW bit D1 | $\begin{gathered} \text { FIFOS_n } \\ \text { bit D0 } \end{gathered}$ | $\begin{gathered} \hline \text { JA B-W } \\ \text { Hz } \end{gathered}$ | $\begin{aligned} & \hline \text { FIFO } \\ & \text { Size } \end{aligned}$ |
|  |  |  |  | T1 | 0 | 0 | 3 | 32 |
|  |  |  |  | T1 | 0 | 1 | 3 | 64 |
|  |  |  |  | T1 | 1 | 0 | 3 | 32 |
|  |  |  |  | T1 | 1 | 1 | 3 | 64 |
|  |  |  |  | E1 | 0 | 0 | 10 | 32 |
|  |  |  |  | E1 | 0 | 1 | 10 | 64 |
|  |  |  |  | E1 | 1 | 0 | 1.5 | 64 |
|  |  |  |  | E1 | 1 | 1 | 1.5 | 64 |
| 0 | FIFOS_n | R/W | 0 | FIFO Size Select: See table of bit D1 above for the function of this bit. |  |  |  |  |

Table 134: LIU Channel Control Register 2 (LIUCCR2)
Hex Address: 0x0f02


Powering Connectivity
XRT86VL30
REV. 1.0.1
SINGLE T1/E1/J1 FRAMER/LIU COMBO - E1 REGISTER DESCRIPTION
Table 134: LIU Channel Control Register 2 (LIUCCR2)
Hex Address: 0x0f02

| BIT | Function | TYPE | Default | Description-Operation |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 3 | TXON_n | R/W | 0 | Transmitter ON: <br> This bit permits the user to either turn on or turn off the Transmit Driver of XRT86VL30. If the user turns on the Transmit Driver, then XRT86VL30 will begin to transmit DS1 data (on the line) via the TTIP and TRING output pins. <br> Conversely, if the user turns off the Transmit Driver, then the TTIP and TRING output pins will be tri-stated. <br> $0=$ Shuts off the Transmit Driver associated with the XRT86VL30 device and tri-states the TTIP and TRING output pins. <br> $1=$ Turns on the Transmit Driver associated with the XRT86VL30 device. <br> Note: If the user wishes to exercise software control over the state of the Transmit Driver of the XRT86VL30, then it is imperative that the user pull the TxON pin to a logic "HIGH" level. |  |  |  |
| 2-0 | LOOP2_n | R/W | 000 | Loop-Back control [2:0]: <br> These bits control the Loop-Back Modes of the LIU section, according to the table below. |  |  |  |
|  |  |  |  | LOOP2 | LOOP1 | LOOP0 | Loop-Back Mode |
|  |  |  |  | 0 | X | X | No Loop-Back |
|  |  |  |  | 1 | 0 | 0 | Dual Loop-Back |
|  |  |  |  | 1 | 0 | 1 | Analog Loop-Back |
|  |  |  |  | 1 | 1 | 0 | Remote Loop-Back |
|  |  |  |  | 1 | 1 | 1 | Digital Loop-Back |

Table 135: LIU Channel Control Register 3 (LIUCCR3)
Hex Address: 0x0f03

| BIt | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
| :---: | :---: | :---: | :---: | :--- | :--- |


| Bit | FUnction | TYPE | DEFAULT | DESCRIPTION-OPERATION |
| :---: | :---: | :---: | :---: | :--- |
| 1 | INSBER_n | R/W | 0 | Insert Bit Error: <br> This bit is used to insert a single bit error on the transmitter of the E1 <br> LIU Block. <br> When the E1 LIU Block is configured to transmit and detect the <br> QRSS pattern, (i.e., TxTEST[2:0] bits set to "b100'), a "0" to "1" tran- <br> sition of this bit will insert a bit error in the transmitted QRSS pattern <br> of the selected channel number n. <br> The state of this bit is sampled on the rising edge of the respective <br> TCLK_n. <br> Note: To ensure the insertion of bit error, a "0" should be written in <br> this bit location before writing a " $1 "$. |
| 0 | Reserved | R/W | 0 | This Bit Is Not Used |

Table 136: LIU Channel Control Interrupt Enable Register (LIUCCIER)
Hex Address: 0x0f04

| BIT | Function | TYPE | Defautt | Description-Operation |
| :---: | :---: | :---: | :---: | :---: |
| 7 | Reserved | RO | 0 | This Bit Is Not Used |
| 6 | DMOIE_n | R/W | 0 | Change of Transmit DMO (Drive Monitor Output) Condition Interrupt Enable: <br> This bit permits the user to either enable or disable the "Change of Transmit DMO Condition" Interrupt. If the user enables this interrupt, then the XRT86VL30 device will generate an interrupt any time when either one of the following events occur. <br> 1. Whenever the Transmit Section toggles the DMO Status bit (Bit 6 or Register 0x0f05) to "1". <br> 2. Whenever the Transmit Section toggles the DMO Status bit (Bit 6 or Register 0x0f05) to " 0 ". <br> 0 - Disables the "Change in the DMO Condition" Interrupt. <br> 1 - Enables the "Change in the DMO Condition" Interrupt. |
| 5 | FLSIE_n | R/W | 0 | FIFO Limit Status Interrupt Enable: <br> This bit permits the user to either enable or disable the "FIFO Limit Status" Interrupt. If the user enables this interrupt, then the XRT86VL30 device will generate an interrupt when the jitter attenuator Read/Write FIFO pointers are within $+/-3$ bits. <br> $0=$ Disables the "FIFO Limit Status" Interrupt <br> 1 = Enables the "FIFO Limit Status" Interrupt |
| 4 | Reserved | - | - | This bit is not used. |
| 3 | NLCDIE_n | R/W | 0 | Change in Network Loop-Code Detection Interrupt Enable: <br> This bit permits the user to either enable or disable the "Change in Network Loop-Code Detection" Interrupt. If the user enables this interrupt, then the XRT86VL30 device will generate an interrupt any time when either one of the following events occur. <br> 1. Whenever the Receive Section (within XRT86VL30) detects the Network Loop-Code (Loop-Up or Loop-Down depending on which Loop-Code the Receive LIU is configured to detect). <br> 2. Whenever the Receive Section (within XRT86VL30) no longer detects the Network Loop-Code (Loop-Up or Loop-Down depending on which Loop-Code the Receive LIU is configured to detect). <br> 0 - Disables the "Change in Network Loop-Code Detection" Interrupt. <br> 1 - Enables the "Change in Network Loop-Code Detection" Interrupt. |
| 2 | Reserved | - | - | This bit is not used |

Powering Connectivity
table 136: LIU Channel Control Interrupt Enable Register (LIUCCIER)
Hex Address: 0x0F04

\left.| BIt | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
| :---: | :---: | :---: | :---: | :--- |$\right]$| RLOSIE_n |
| :--- |
| 1 |

Note: Register 0x0f04, 0x0f05 and 0x0f06 only work if the LIU is placed in Single Rail mode. If done so, the Framer block must also be placed in Single Rail mode in Register 0x0101.

Table 137: LIU Channel Control Status Register (LIUCCSR)
Hex Address: 0x0f05

| Bit | Function | TYPE | Default | Description-Operation |
| :---: | :---: | :---: | :---: | :--- |
| 7 | Reserved | RO | 0 |  |
| 6 | DMO_n | RO | 0 | Driver Monitor Output (DMO) Status: <br> This READ-ONLY bit indicates whether or not the Transmit Section <br> is currently declaring the DMO Alarm condition. <br> The Transmit Section will check the Transmit Output E1 Line signal <br> for bipolar pulses via the TTIP and TRING output signals. If the <br> Transmit Section were to detect no bipolar signal for 128 consecu- <br> tive bit-periods, then it will declare the Transmit DMO Alarm condi- <br> tion. This particular alarm can be used to check for fault conditions <br> on the Transmit Output Line Signal path. <br> The Transmit Section will clear the Transmit DMO Alarm condition <br> the instant that it detects some bipolar activity on the Transmit Out- <br> put Line signal. <br> $0=$ Indicates that the Transmit Section of XRT86VL30 is NOT cur- <br> rently declaring the Transmit DMO Alarm condition. <br> $1=$ Indicates that the Transmit Section of XRT86VL30 is currently <br> declaring the Transmit DMO Alarm condition. <br> NotE: If the DMO interrupt is enabled (DMOIE - bit D6 of register <br> OxOfO4), any transition on this bit will generate an Interrupt. |


| BIT | Function | TYPE | Default | Description-Operation |
| :---: | :---: | :---: | :---: | :---: |
| 5 | FLS_n | RO | 0 | FIFO Limit Status: <br> This READ-ONLY bit indicates whether or not the XRT86VL30 is currently declaring the FIFO Limit Status. <br> This bit is set to a " 1 " to indicate that the jitter attenuator Read/Write FIFO pointers are within +/- 3 bits. <br> $0=$ Indicates that the XRT86VL30 is NOT currently declaring the FIFO Limit Status. <br> 1 = Indicates that the XRT86VL30 is currently declaring the FIFO Limit Status. <br> Note: If the FIFO Limit Status Interrupt is enabled, (FLSIE bit - bit D5 of register 0x0f04), any transition on this bit will generate an Interrupt. |
| 4 | Reserved | - | 0 | This Bit Is Not Used |
| 3 | NLCD_n | RO | 0 | Network Loop-Code Detection Status Bit: <br> This bit operates differently in the Manual or the Automatic Network Loop-Code detection modes. <br> Manual Loop-Up Code detection mode (.i.e If NLCDE1 = " 0 " and NLCDE0 $=$ " 1 "), this bit gets set to " 1 " as soon as the Loop-Up Code ("00001") is detected in the receive data for longer than 5 seconds. <br> This bit stays high as long as the Receive E1 LIU Block detects the presence of the Loop-Up code in the receive data and it is reset to " 0 " as soon as it stops receiving the Loop-Up Code. <br> If the NLCD interrupt is enabled, the XRT86VL30 will initiate an interrupt on every transition of the NLCD status bit. <br> Manual Loop-Down Code detection mode <br> (i.e., If NLCDE1 = " 1 " and NLCDE0 = " 0 "), this bit gets set to " 1 " as soon as the Loop-Down Code ("001") is detected in the receive data for longer than 5 seconds. <br> This bit stays high as long as the Receive E1 LIU Block detects the presence of the Loop-Down code in the receive data and it is reset to "0" as soon as it stops receiving the Loop-Down Code. <br> If the NLCD interrupt is enabled, the XRT86VL30 will initiate an interrupt on every transition of the NLCD status bit. <br> Automatic Loop-code detection mode <br> (i.e., If NLCDE1 = " 1 " and NLCDE0 $=$ " 1 "), the state of the NLCD status bit is reset to " 0 " and the XRT86VL30 is programmed to monitor the receive input data for the Loop-Up code. <br> This bit is set to a " 1 " to indicate that the Network Loop Code is detected for more than 5 seconds. Simultaneously the Remote Loop-Back condition is automatically activated and the XRT86VL30 is programmed to monitor the receive data for the Network Loop Down code. The NLCD bit stays 'high' as long as the Remote LoopBack condition is in effect even if the chip stops receiving the LoopUp code. Remote Loop-Back is removed only if the XRT86VL30 detects the Loop-Down Code "001" pattern for longer than 5 seconds in the receive data. Upon detecting the Loop-Down Code "001" pattern, the XRT86VL30 will reset the NLCD status bit and an interrupt will be generated if the NLCD interrupt enable bit is enabled. Users can monitor the state of this bit to determine if the Remote Loop-Back is activated. |

Table 137: LIU Channel Control Status Register (LIUCCSR)
Hex Address: 0x0f05

| BIt | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
| :---: | :---: | :---: | :---: | :--- |
| 2 | Reserved | - | 0 | This Bit Is Not Used |$|$| RLOS_n |
| :--- |
| 1 |

Note: Register 0x0f04, 0x0f05 and 0x0f06 only work if the LIU is placed in Single Rail mode. If done so, the Framer block must also be placed in Single Rail mode in Register 0x0101.
table 138: LIU Channel Control Interrupt Status Register (LIUCCISR)
Hex Address: 0x0F06

| BIt | Function | TYPE | Default | Description-Operation |
| :---: | :---: | :---: | :---: | :---: |
| 7 | Reserved | RO | 0 |  |
| 6 | DMOIS_n | RUR/ WC | 0 | Change of Transmit DMO (Drive Monitor Output) Condition Interrupt Status: <br> This RESET-upon-READ bit indicates whether or not the "Change of the Transmit DMO Condition" Interrupt has occurred since the last read of this register. <br> $0=$ Indicates that the "Change of the Transmit DMO Condition" Interrupt has NOT occurred since the last read of this register. <br> 1 = Indicates that the "Change of the Transmit DMO Condition" Interrupt has occurred since the last read of this register. <br> This bit is set to a " 1 " every time when DMO_n status bit (bit 6 of Register 0x0f05) has changed since the last read of this register. <br> Note: Users can determine the current state of the "Transmit DMO Condition" by reading out the content of bit 6 within Register 0x0f05 |
| 5 | FLSIS_n | RUR/ WC | 0 | FIFO Limit Interrupt Status: <br> This RESET-upon-READ bit indicates whether or not the "FIFO Limit" Interrupt has occurred since the last read of this register. $0=$ Indicates that the "FIFO Limit Status" Interrupt has NOT occurred since the last read of this register. <br> 1 = Indicates that the "FIFO Limit Status" Interrupt has occurred since the last read of this register. <br> This bit is set to a "1" every time when FIFO Limit Status bit (bit 5 of Register 0x0f05) has changed since the last read of this register. <br> Note: Users can determine the current state of the "FIFO Limit" by reading out the content of bit 5 within Register 0xOf05 |
| 4 | Reserved | - | - | This bit is not used |
| 3 | NLCDIS_n | RUR/ WC | 0 | Change in Network Loop-Code Detection Interrupt Status: <br> This RESET-upon-READ bit indicates whether or not the "Change in Network Loop-Code Detection" Interrupt has occurred since the last read of this register. <br> $0=$ Indicates that the "Change in Network Loop-Code Detection" Interrupt has NOT occurred since the last read of this register. <br> 1 = Indicates that the "Change in Network Loop-Code Detection" Interrupt has occurred since the last read of this register. <br> This bit is set to a "1" every time when NLCD status bit (bit 3 of Register $0 \times 0 \mathrm{f} 05$ ) has changed since the last read of this register. <br> Note: Users can determine the current state of the "Network LoopCode Detection" by reading out the content of bit 3 within Register 0x0f05 |
| 2 | Reserved | - | - | This bit is not used |


| BIt | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
| :---: | :---: | :---: | :---: | :--- |$|$| RLOSIS_n |
| :--- |
| 1 |

Note: Register 0x0f04, 0x0f05 and 0x0f06 only work if the LIU is placed in Single Rail mode. If done so, the Framer block must also be placed in Single Rail mode in Register 0x0101.

Table 139: LIU Channel Control Cable Loss Register (LIUCCCCR)
Hex Address: 0x0f07

| Bit | Function | TYPE | Default | DESCRIPTION-OpERATION |
| :---: | :---: | :---: | :---: | :---: |
| 7 | Reserved | RO | 0 |  |
| 6 | Reserved | RO | 0 |  |
| $5-0$ | CLOS[5:0] | RO | 0 | Cable Loss [5:0]: <br> These bits represent the six bit receive selective equalizer setting <br> which is also a binary word that represents the cable attenuation <br> indication within $\pm 1 \mathrm{~dB}$. <br> CLOS5_n is the most significant bit (MSB) and CLOS0_n is the <br> least significant bit (LSB). <br> NotE: In RxSYNC (Sect 13) mode, ExLOS must be configured (this <br> will set the DLOS to 4,096 bits which does not meet G.775). <br> However, the CLOS bits can be used to meet the DLOS <br> requirements of G.775 with a simple software procedure. To <br> meet G.775, simply choose a desired value of attenuation <br> (For example: between 9dB and 35dB) to monitor in this <br> register for RLOS within a time period between 10 and 255 <br> Clock Cycles (Ul). The internal RLOS alarm should be <br> masked unless ExLOS is being used. For more details, <br> please contact the factory. |

Table 140: LIU Channel Control Arbitrary Register 1 (LIUCCAR1)
Hex Address: 0x0f08

| BIt | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
| :---: | :---: | :---: | :---: | :--- |
| 7 | Reserved | R/W | 0 |  |
| 6-0 | Arb_Seg1 | R/W | 0 | Arbitrary Transmit Pulse Shape, Segment 1: <br> These seven bits form the first of the eight segments of the transmit <br> shape pulse when the XRT86VL30 is configured in "Arbitrary Mode". <br> These seven bits represent the amplitude of the nth channel's arbi- <br> trary pulse in signed magnitude format with Bit 6 as the sign bit and <br> Bit 0 as the least significant bit (LSB). <br> NotE: Arbitrary mode is enabled by writing to the EQC[4:0] bits in <br> register OxOfOO. |

Table 141: LIU Channel Control Arbitrary Register 2 (LIUCCAR2)
Hex Address: 0x0f09

| Bit | Function | TYPE | Default | DESCRIPTION-OPERATION |
| :---: | :---: | :---: | :---: | :--- |
| 7 | Reserved | R/W | 0 |  |
| 6-0 | Arb_Seg2 | R/W | 0 | Arbitrary Transmit Pulse Shape, Segment 2 <br> These seven bits form the second of the eight segments of the <br> transmit shape pulse when the XRT86VL30 is configured in "Arbi- <br> trary Mode". <br> These seven bits represent the amplitude of the nth channel's arbi- <br> trary pulse in signed magnitude format with Bit 6 as the sign bit and <br> Bit 0 as the least significant bit (LSB). <br> Note: Arbitrary mode is enabled by writing to the EQC[4:0] bits in <br> register OxOfOO. |

XRT86VL30
REV. 1.0.1
SINGLE T1/E1/J1 FRAMER/LIU COMBO - E1 REGISTER DESCRIPTION
Table 142: LIU Channel Control Arbitrary Register 3 (LIUCCAR3)
Hex Address: 0x0f0A

| Bit | Function | TyPE | Default | Description-Operation |
| :---: | :---: | :---: | :---: | :--- |
| 7 | Reserved | R/W | 0 |  |
| 6-0 | Arb_seg3 | R/W | 0 | Arbitrary Transmit Pulse Shape, Segment 3 |

These seven bits form the third of the eight segments of the transmit shape pulse when the XRT86VL30 is configured in "Arbitrary Mode". These seven bits represent the amplitude of the nth channel's arbitrary pulse in signed magnitude format with Bit 6 as the sign bit and Bit 0 as the least significant bit (LSB).
Note: Arbitrary mode is enabled by writing to the EQC[4:0] bits in register 0x0f00.

Table 143: LIU Channel Control Arbitrary Register 4 (LIUCCAR4)
Hex Address: 0x0f0B

| Bit | FUNCTION | TYPE | Default | DESCRIPTION-OPERATION |
| :---: | :---: | :---: | :---: | :--- |
| 7 | Reserved | R/W | 0 |  |
| 6-0 | Arb_seg4 | R/W | 0 | Arbitrary Transmit Pulse Shape, Segment 4 <br> These seven bits form the forth of the eight segments of the transmit <br> shape pulse when the XRT86VL30 is configured in "Arbitrary Mode". <br> These seven bits represent the amplitude of the nth channel's arbi- <br> trary pulse in signed magnitude format with Bit 6 as the sign bit and <br> Bit 0 as the least significant bit (LSB). <br> Arbitrary mode is enabled by writing to the EQC[4:0] bits in register <br> OxOfOO. |

Table 144: LIU Channel Control Arbitrary Register 5 (LIUCCAR5)
Hex Address: 0x0f0C

| Bit | Function | TYPE | Default | Description-Operation |
| :---: | :---: | :---: | :---: | :--- |
| 7 | Reserved | R/W | 0 |  |
| $6-0$ | Arb_seg5 | R/W | 0 | Arbitrary Transmit Pulse Shape, Segment 5 <br> These seven bits form the fifth of the eight segments of the transmit <br> shape pulse when the XRT86VL30 is configured in "Arbitrary Mode". <br> These seven bits represent the amplitude of the nth channel's arbi- <br> trary pulse in signed magnitude format with Bit 6 as the sign bit and <br> Bit 0 as the least significant bit (LSB). <br> Arbitrary mode is enabled by writing to the EQC[4:0] bits in register <br> OxOf00. |

Table 145: LIU Channel Control Arbitrary Register 6 (LIUCCAR6)
Hex Address: 0x0f0D

| Bit | Function | Type | Default | Description-Operation |
| :---: | :---: | :---: | :---: | :--- |
| 7 | Reserved | R/W | 0 |  |
| $6-0$ | Arb_seg6 | R/W | 0 | Arbitrary Transmit Pulse Shape, Segment 6 <br> These seven bits form the sixth of the eight segments of the transmit <br> shape pulse when the XRT86VL30 is configured in "Arbitrary Mode". <br> These seven bits represent the amplitude of the nth channel's arbi- <br> trary pulse in signed magnitude format with Bit 6 as the sign bit and <br> Bit 0 as the least significant bit (LSB). <br> Arbitrary mode is enabled by writing to the EQC[4:0] bits in register <br> OxOf00. |

Table 146: LIU Channel Control Arbitrary Register 7 (LIUCCAR7)
Hex Address: 0x0f0E

| BIt | Function | TYPE | Default | DESCRIPTION-OPERATION |
| :---: | :---: | :---: | :---: | :--- |
| 7 | Reserved | R/W | 0 |  |
| 6 | Arb_seg7 | R/W | 0 | Arbitrary Transmit Pulse Shape, Segment 7 <br> These seven bits form the seventh of the eight segments of the <br> transmit shape pulse when the XRT86VL30 is configured in "Arbi- <br> trary Mode". <br> These seven bits represent the amplitude of the nth channel's arbi- <br> trary pulse in signed magnitude format with Bit 6 as the sign bit and <br> Bit 0 as the least significant bit (LSB). <br> Arbitrary mode is enabled by writing to the EQC[4:0] bits in register <br> OxOf00. |

Table 147: LIU Channel Control Arbitrary Register 8 (LIUCCAR8)
Hex Address: 0x0f0F

| BIt | Function | TyPE | Default | Description-OPERATION |
| :---: | :---: | :---: | :---: | :--- |
| 7 | Reserved | R/W | 0 |  |
| 6 | Arb_seg8 | R/W | 0 | Arbitrary Transmit Pulse Shape, Segment 8 <br> These seven bits form the eight of the eight segments of the trans- <br> mit shape pulse when the XRT86VL30 is configured in "Arbitrary <br> Mode". <br> These seven bits represent the amplitude of the nth channel's arbi- <br> trary pulse in signed magnitude format with Bit 6 as the sign bit and <br> Bit 0 as the least significant bit (LSB). <br> Arbitrary mode is enabled by writing to the EQC[4:0] bits in register <br> OxOfOO. |

Table 148: LIU Global Control Register 0 (LIUGCRO)
Hex Address: 0x0FE0

| BIt | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
| :---: | :---: | :---: | :---: | :--- |
| 7 | SR | R/W | 0 | Single Rail mode <br> This bit must set to "1" for Single Rail mode to use LIU diagnotic fea- <br> tures. The Framer section must be programmed as well in Register <br> $0 \times 0101$. <br> $0-$ Dual Rail <br> $1-$ Single Rail |
| 6 | ATAOS | R/W | 0 | Automatic Transmit All Ones Upon RLOS: <br> This bit enables automatic transmission of All Ones Pattern upon <br> detecting the Receive Loss of Signal (RLOS) condition. <br> Once this bit is enabled, the Transmit E1 Framer Block will automat- <br> ically transmit an All "Ones" data to the line for the channel that <br> detects an RLOS condition. <br> $0=$ Disables the "Automatic Transmit All Ones" feature upon detect- <br> ing RLOS <br> $1=$ Enables the "Automatic Transmit All Ones" feature upon detect- <br> ing RLOS |
| 5 | RCLKE | R/W | 0 | Receive Clock Data (Framer Bypass mode) <br> $0=$ RPOS/RNEG data is updated on the rising edge of RCLK <br> $1=$ RPOS/RNEG data is updated on the falling edge of RCLK |
| 4 | TCLKE | R/W | 0 | Transmit Clock Data (Framer Bypass mode) <br> $0=$ TPOS/TNEG data is sampled on the falling edge of TCLK <br> $1=$ TPOS/TNEG data is sampled on the rising edge of TCLK |
| 3 | Reserved |  |  |  |

Table 148: LIU Global Control Register 0 (LIUGCRO)
Hex Address: 0x0FE0

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
| :---: | :---: | :---: | :---: | :--- |
| 1 | GIE | R/W | 0 | Global Interrupt Enable: <br> This bit allows users to enable or disable the global interrupt gener- <br> ation for all channels within the E1 LIU Block. Once this global inter- <br> rupt is disabled, no interrupt will be generated to the Microprocessor <br> Interrupt Pin even when the individual "source" interrupt status bit <br> pulses 'high'. <br> If this global interrupt is enabled, users still need to enable the indi- <br> vidual "source" interrupt in order for the E1 LIU Block to generate an <br> interrupt to the Microprocessor pin. <br> $0-$ Disables the global interrupt generation for all channels within <br> the E1 LIU Block. <br> 1 - Enables the global interrupt generation for all channels within the <br> E1 LIU Block. |
| 0 | SRESET | R/W | 0 | Software Reset $\mu$ P Registers: |

Table 149: LIU Global Control Register 1 (LIUGCR1)
Hex Address: 0x0FE1

| BIT | Function | TYPE | Default | Description-Operation |
| :---: | :---: | :---: | :---: | :---: |
| 7 | TxSYNC(Sect 13) | R/W | 0 | G. 703 Section 13 Transmit Pulse <br> When this bit is set to ' 1 ', the LIU transmitter will send the E1 synchrnonous waveform as described in Section 13 of ITU-T G.703. This register bit takes priority over every other LIU setting on the transmit path. $\begin{aligned} & 0=\text { Normal E1 pulse } \\ & 1=\text { Section } 13 \text { Synchronous Pulse } \end{aligned}$ |
| 6 | RxSYNC(Sect 13) | R/W | 0 | G. 703 Section 13 Receiver <br> When this bit is set to ' 1 ', the CDR block of the receiver is configured to accept a waveform as described in Section 13 of ITU-T G.703. <br> $0=$ Normal E1 (Equalizer Bit Settings - EQC[4:0]) <br> 1 = Section 13 Synchronous Pulse <br> Note: 1. For the RxSync(Sect 13) mode, bit 1 in this register (OxFE1) must be set to '1' to enable ExLOS. This only applies to the receiver. <br> Note: 2. If RLOS is required to meet $\mathbf{G} 775$ in this mode (and not ExLOS), then the CLOS[5:0] bits in Register 0x0F07 can be used. See Register 0x0F07 for more details. |
| 5-4 | Gauge [1:0] | R/W | 00 | Wire Gauge Selector [1:0]: <br> This bit together with Guage0 bit (bit 4 within this register) are used to select the wire gauge size as shown in the table below. |
| 3 | E1 Arbitrary Enable |  |  | E1 Arbitrary Mode Enable <br> This bit is used to enable the Arbitrary Pulse Generators for shaping the transmit pulse shape for E1 mode. If this bit is set to "1", all 2 channels will be configured for the Arbitrary Mode. However, the pulse shape is individually controlled by programming the 8 transmit pulse shape segments (channel registers 0x0f08 through 0x0f0F) " 0 " = Disabled (Normal E1 Pulse Shape ITU G.703) <br> "1" = Arbitrary Pulse Enabled |

Table 149: LIU Global Control Register 1 (LIUGCR1)

| BIt | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
| :---: | :---: | :---: | :---: | :--- |
| 2 | RXMUTE | R/W | 0 | Receive Output Mute: <br> This bit permits the user to configure the Receive E1 Block to auto- <br> matically pull its Recovered Data Output pins to GND anytime (and <br> for the duration that) the Receive E1 LIU Block declares the LOS <br> defect condition. <br> In other words, if this feature is enabled, the Receive E1 LIU Block <br> will automatically "mute" the Recovered data that is being routed to <br> the Receive E1 Framer block anytime (and for the duration that) the <br> Receive E1 LIU Block declares the LOS defect condition. <br> $0-$ Disables the "Muting upon LOS" feature. <br> 1 - Enables the "Muting upon LOS" feature. <br> NotE: The receive clock is not muted when this feature is enabled. |
| 1 | EXLOS |  |  | Extended LOS Enable: <br> This bit allows users to extend the number of zeros at the receive <br> input of each channel before RLOS is declared. <br> When Extended LOS is enabled, the Receive E1 LIU Block will <br> declare RLOS condition when it receives 4096 number of consecu- <br> tive zeros at the receive input. <br> When Extended LOS is disabled, the Receive E1 LIU Block will <br> declare RLOS condition when it receives 175 number of consecu- <br> tive zeros at the receive input. <br> $0=$ Disables the Extended LOS Feature. <br> 1 = Enables the Extended LOS Feature. |
| 0 |  |  |  |  |

Table 150: LIU Global Control Register 2 (LIUGCR2)
Hex Address: 0x0FE2

| Bit | Function | Type | Default | Description-Operation |
| :---: | :---: | :---: | :---: | :--- |
| 7 | Force to "0" | R/W | 0 | Set to "0" |
| $6-0$ | Reserved | R/W | 0 | These Bits Are Not Used |

Table 151: LIU Global Control Register 3 (LIUGCR3)
Hex Address: 0x0FE4


Table 152: LIU Global Control Register 4 (LIUGCR4)
Hex Address: 0x0FE9

| BIT | Function | TYPE | Default |  | Description-Operation |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 7-4 | Reserved | R/W | 0 |  |  |
| 3-0 | CLKSEL[3:0] | R/W | 0001 | Clock Select Input [3:0] <br> These four bits allow users to select the programmable input |  |
|  |  |  |  | CLKSEL[3:0] | Clock Rate of The MCLKIN Input Pin |
|  |  |  |  | 0000 | 2.048 MHz |
|  |  |  |  | 0001 | 1.544 MHz |
|  |  |  |  | 0010-0111 | Reserved |
|  |  |  |  | 1000 | 4.096 MHz |
|  |  |  |  | 1001 | 3.088 MHz |
|  |  |  |  | 1010 | 8.192MHz |
|  |  |  |  | 1011 | 6.176MHz |
|  |  |  |  | 1100 | 16.384 MHz |
|  |  |  |  | 1101 | 12.352 MH |
|  |  |  |  | 1110 | 2.048 MHz |
|  |  |  |  | 1111 | 1.544 MHz |

Note: User must provide any one of the above clock frequencies to the MCLKIN input pin for the device to be functional.

Table 153: LIU Global Control Register 5 (LIUGCR5)
Hex Address: 0x0FEA

| Bit | FUNCTION | TYPE | Default | Description-Operation |
| :---: | :---: | :---: | :---: | :--- |
| $7-1$ | Reserved | - | 0 | These bits are reserved |
| 0 | GCHISO | RUR/ <br> WC | 0 | Global Channel 0 Interrupt Status Indicator <br> This Reset-Upon-Read bit field indicates whether or not an interrupt <br> has occurred on Channel 0 within the XRT86VL30 device since the <br> last read of this register. <br> $0=$ Indicates that No interrupt has occurred on Channel 0 within the <br> XRT86VL30 device since the last read of this register. <br> $1=$ Indicates that an interrupt has occurred on Channel 0 within the <br> XRT86VL30 device since the last read of this register. |

## ORDERING INFORMATION

| Product Number | Package | Operating Temperature Range |
| :---: | :---: | :---: |
| XRT86VL30IV | 128 PIn LQFP $(14 \times 20 \times 1.4 \mathrm{~mm})$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| XRT86VL30IV80 | 80 Pin LQFP $(12 \times 12 \times 1.4 \mathrm{~mm})$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |

## PACKAGE DIMENSIONS FOR 128 LQFP


Note: The control dimensions are the millimeter column

| SYMBOL | INCHES |  | MILLIMETERS |  |
| :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX |
| A | 0.0551 | 0.0630 | 1.40 | 1.60 |
| A1 | 0.0020 | 0.0059 | 0.05 | 0.15 |
| A2 | 0.0531 | 0.0571 | 1.35 | 1.45 |
| B | 0.0067 | 0.0106 | 0.17 | 0.27 |
| C | 0.0035 | 0.0079 | 0.09 | 0.20 |
| D | 0.8583 | 0.8740 | 21.80 | 22.20 |
| D1 | 0.7835 | 0.7913 | 19.90 | 20.10 |
| E | 0.6220 | 0.6378 | 15.80 | 16.20 |
| E1 | 0.5472 | 0.5551 | 13.90 | 14.10 |
| e | 0.0197 | BSC | 0.50 |  |
| L BSC |  |  |  |  |
| $\alpha$ | 0.0177 | 0.0295 | 0.45 | 0.75 |
|  | $0^{\circ}$ | $7{ }^{\circ}$ | $0{ }^{\circ}$ | $7{ }^{\circ}$ |

E
80 LEAD LOW-PROFILE QUAD FLAT PACK
$(12 \times 12 \times 1.4 \mathrm{~mm}$ LQFP $)$
Rev. 1.00


Note: The control dimension is in the millimeter column

|  | INCHES |  | MILLIMETERS |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SYMBOL | MIN | MAX | MIN | MAX |  |  |
| A | 0.055 | 0.063 | 1.40 | 1.60 |  |  |
| A1 | 0.002 | 0.006 | 0.05 | 0.15 |  |  |
| A2 | 0.053 | 0.057 | 1.35 | 1.45 |  |  |
| B | 0.007 | 0.011 | 0.17 | 0.27 |  |  |
| C | 0.004 | 0.008 | 0.09 | 0.20 |  |  |
| D | 0.543 | 0.559 | 13.80 | 14.20 |  |  |
| D1 | 0.465 |  | 0.480 | 11.80 |  |  |
| e | 0.0197 |  | BSC | 0.50 |  | BSC |
| L | 0.018 |  | 0.030 | 0.45 |  |  |
| $\alpha$ | $0^{\circ}$ |  | $7^{\circ}$ | 0 |  |  |

## REVISION HISTORY

| Revision \# | Date | Description |
| :---: | :---: | :--- |
| 1.0 .0 | May 30, 2008 | Initial release of the XRT86VL30 datasheet. |
| 1.0 .1 | Dec 18, 2009 | 1. Clarified the RxSYNC (Sect 13) operation for the RLOS feature <br> 2. Added a note for the E1 BOC through the Si Bit (Register 0x0170, Bit 7) <br> 3. Edited Bit 2 in Register 0x0131 to remove the reference to pin AB1 <br> 4. Added Register 0x0102 for the GPIO Control |

## NOTICE

EXAR Corporation reserves the right to make changes to the products contained in this publication in order to improve design, performance or reliability. EXAR Corporation assumes no responsibility for the use of any circuits described herein, conveys no license under any patent or other right, and makes no representation that the circuits are free of patent infringement. Charts and schedules contained here in are only for illustration purposes and may vary depending upon a user's specific application. While the information in this publication has been carefully checked; no responsibility, however, is assumed for inaccuracies.

EXAR Corporation does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless EXAR Corporation receives, in writing, assurances to its satisfaction that: (a) the risk of injury or damage has been minimized; (b) the user assumes all such risks; (c) potential liability of EXAR Corporation is adequately protected under the circumstances.

Copyright 2009 EXAR Corporation

## Datasheet December 2009.

Reproduction, in part or whole, without the prior written consent of EXAR Corporation is prohibited.


[^0]:    Exar Corporation 48720 Kato Road, Fremont CA, 94538 • (510) 668-7000 • FAX (510) 668-7017 • www.exar.com

