TOSHIBA Intelligent Power Device Silicon Monolithic Power MOS Integrated Circuit


TPD7210F

Power MOSFET Gate Driver for 3-Phase DC Motor


The TPD7210F is a power MOSFET gate driver for 3-phase full-bridge circuits that use a charge pump system. The inclusion of a charge pump circuit for high-side drive inside the IC makes it easy to configure a 3-phase full-bridge circuit.

Features


- Power MOSFET gate driver for 3-phase DC motor
- Built-in diagnosis function: under-voltage detection
- Built-in charge pump circuit
- Package: SSOP-24 (300 mil) with embossed-tape packing



Weight: 0.29 g (typ.)



This product has a MOS structure and is sensitive to electrostatic discharge.





Pin Description

Pin No.	Symbol	Pin Description
1	ENB	Inhibit pin (high active): By driving this pin low, all outputs can be turned off regardless of input signals. Built-in pull-down resistor (100 k Ω typ.).
2	R _{OSC}	This pin sets the oscillation frequency for the charge pump drive. Connect a 62 k Ω (typ.) resistor.
3	IN1	Input pin: it controls the power MOSFET connected to UU. Built-in pull-down resistor (100 k Ω typ.).
4	IN2	Input pin: it controls the power MOSFET connected to VU. Built-in pull-down resistor (100 k Ω typ.).
5	IN3	Input pin: it controls the power MOSFET connected to WU. Built-in pull-down resistor (100 kΩ typ.).
6	IN4	Input pin: it controls the power MOSFET connected to UB. Built-in pull-down resistor (100 k Ω typ.).
7	IN5	Input pin: it controls the power MOSFET connected to VB. Built-in pull-down resistor (100 k Ω typ.).
8	IN6	Input pin: it controls the power MOSFET connected to WB. Built-in pull-down resistor (100 k Ω typ.).
9	SGND1	Signal block GND pin: shared internally with pin 11.
10	CP1	Capacitor pin for charge pump.
11	SGND2	Signal block GND pin: shared internally with pin 9.
12	CP2	Capacitor pin for charge pump.
13	V _{DD}	Power supply pin: when under-voltage (5.5 V typ.) is detected, FAULT output goes high. On this occasion, all outputs are switching normally, and charge pump circuit does not come to a stop.
14	FAULT	Diagnosis output pin: when under-voltage (5.5 V typ.) is detected, FAULT output goes high. High-side/low-side arm shorting mode, FAULT output goes high and all outputs are shut down. Circuit configuration is N-ch open drain.
15	WB	Drives the power MOSFET connected to the low side of the W phase.
16	PGND1	Power block GND pin: shared internally with pin 18.
17	VB	Drives the power MOSFET connected to the low side of the V phase.
18	PGND2	Power block GND pin: shared internally with pin 16.
19	UB //	Drives the power MOSFET connected to the low side of the U phase.
20	UU	Drives the power MOSFET connected to the high side of the U phase.
21	VU	Drives the power MOSFET connected to the high side of the V phase.
22	WU	Drives the power MOSFET connected to the high side of the W phase.
23	CPV	Final stage capacitor pin for the charge pump.
24	Cosc	This pin sets the oscillation frequency for the charge pump drive. Connect a 270pF (typ.) capacitor.

Truth Table (All outputs go to low for input in high-side/low-side arm shorting mode)

Mode No. IN (UI 01 L 02 H 03 L 04 L	U) (V) - L - L - L	'U) (IN3 (WU) L	IN4 (UB)	IN5 (VB)	IN6 (WB)	G C	OUT	OUT	OUT	OUT	TUO	Remarks
02 H	1 L	L	-		L			VU	WU	UB	VB	WB	
03 L	. F		L			L	L	L	L	L	L	L	
	. L	Н		L	L	L	Н	L	L	L	L	L	
04 L			L	L	L	L	L	Н	L	L	L	L	
		L	Н	L	L	L	L	L	Н	L	L	Г	
05 L	- -	L	L	Н	L	L	L	L	L	Η	L	7	$\langle \langle \langle \rangle \rangle \rangle$
06 L	. L	L	L	L	Н	L	L	L	L	L	Н	L	
07 L	. L	L	L	L	L	Н	L	L	L	L	L	н	
08 H	i L	L	L	Н	L	L	L	L	L	L	L)	High-side/low-side arm shorting mode *
09 H	i L	L	L	L	Н	L	Н	L	L	L	нς	/	120° square wave conducting normal mode
10 H	i L	L	L	L	L	Н	Н	L	L	L	(J)	Ţ	120° square wave conducting normal mode
11 L	.	Н	L	Н	L	L	L	Η	L	Η	y)ı)	120° square wave conducting normal mode
12 L	. ⊦	Н	L	L	Н	L	L	L	L	()		High-side/low-side arm shorting mode *
13 L	.	Н	L	L	L	Н	L	Н	L(1	7	Η	120° square wave conducting normal mode
14 L	. L	L	Н	Н	L	L	L	L	H.	H	$^{\prime}$	Г	120° square wave conducting normal mode
15 L	. L	L	Н	L	Н	L	L	L (H	7	Н	Г	120° square wave conducting normal mode
16 L	. L	L	Н	L	L	Н	L	(<u></u>	1	>_	L) }	High-side/low-side arm shorting mode *
17 H	1 -	Н	L	L	L	L	I	¥	<u>}</u> _	L	/ / / / / / / / / / / / /	٦	
18 L	. ⊦	Н	Н	L	L	L	4	/ F	Ţ	L	//	4	
19 H	i L	L	Н	L	L		Æ		Н	L	L	7	
20 L	. L	L	L	Н	Н		5	L	L	н <	Ĺ	Г	
21 L	. L	L	L	L	Н	F	7)	L	L	(H/	Н	
22 L	. L	L	L	Н	-(À	Г	L	L 4	1	/ /-	Н	
23 H	1 F	Н	L/	\neq	7	(L	L	5		/ ا	٦	High-side/low-side arm shorting mode *
24 H	1 F	Н	$\langle \langle \rangle$	_L/)	 ∓	7	L <	7	ĺΛ		L	Г	High-side/low-side arm shorting mode *
25 H	1 F	Н	L	\mathcal{I}	L	Н	H	Н	1		L	Н	
26 L	.	4	Н	Н	7	L	7/	H	+	Н	L	L	
27 L	. K	4	ŹΗ	L	Н	L	L	7		L	L	L	High-side/low-side arm shorting mode *
28 L	.	1	Ħ	Ŋ	L	I	Ž	L	L	L	L	L	High-side/low-side arm shorting mode *
29 H	1 (H	Н	L	4	4	L	L	L	L	L	High-side/low-side arm shorting mode *
30 H	//		H	L	Н	(H	L	Н	L	Н	L	

High-side/low-side arm shorting mode is disabled by the internal logic. FAULT output goes high (open-drain, high-impedance)

^{*:} By driving ENB pin low, all outputs can be turned off regardless of input signals. By driving ENB pin high, all outputs are switching normally.

Mode			Inp	out			Output						
No.	IN1 (UU)	IN2 (VU)	IN3 (WU)	IN4 (UB)	IN5 (VB)	IN6 (WB)	OUT	OUT VU	OUT WU	OUT UB	OUT VB	OUT WB	Remarks
31	Н	L	Н	L	L	Н	L	L	L	L	L	L	High-side/low-side arm shorting mode *
32	Н	L	L	Н	Н	L	L	L	L	L	L	L	High-side/low-side arm shorting mode *
33	Н	L	٦	L	Н	Н	Н	L	L	L	Н	Н	
34	Н	L	L	Н	L	Н	L	L	L	L	L	L	High-side/low-side arm shorting mode *
35	L	Н	L	Η	Η	L	L	L	L	L	L	L	High-side/low-side arm shorting mode *
36	L	Н	L	L	Н	Н	L	L	L	L	L	L	High-side/low-side arm shorting mode *
37	L	Н	L	Н	L	Н	L	Н	L	Н	L	H	
38	L	L	Н	Н	Н	L	L	L	Н	Н	Н	L (
39	L	L	Н	L	Н	Н	L	L	L	L	L)	High-side/low-side arm shorting mode *
40	L	L	Н	Н	L	Н	L	L	L	L	L	L	High-side/low-side arm shorting mode *
41	Н	Н	Н	L	L	L	Н	Н	Н	L)_	4	
42	L	L	٦	Н	Н	Н	L	L	L	Н	(H/	(A)	
43	Н	Н	L	Н	Н	L	L	L	L	_	7	7	High-side/low-side arm shorting mode *
44	Н	Н	L	L	Н	Н	L	L	L	7(1	L	High-side/low-side arm shorting mode *
45	Н	Н	L	Н	L	Н	L	L	图(>L	L	High-side/low-side arm shorting mode *
46	L	Н	Н	Н	Н	L	L	L	(L)	7	L	L	High-side/low-side arm shorting mode *
47	L	Н	Н	L	Н	Н	L		L	∑ <u>t</u>	L	L	High-side/low-side arm shorting mode *
48	L	Н	Н	Н	L	Н	L	4	1	L	1	_F	High-side/low-side arm shorting mode *
49	Н	L	Н	Н	Н	L	<u></u>	7	\rightarrow	L	(T/	L	High-side/low-side arm shorting mode *
50	Н	L	Н	L	Н	Н	(L(L)	L	L	L	Ţ	High-side/low-side arm shorting mode *
51	Н	٦	Н	Н	L	H		Į(L	L	L	L	High-side/low-side arm shorting mode *
52	Н	Н	Н	Н	L	(L(L)	L	L	<u></u>	7	L	High-side/low-side arm shorting mode *
53	Н	Н	Н	L	H	7)}	L	L	T/L	7	> L	High-side/low-side arm shorting mode *
54	Н	Н	Н	+	(<	/H))	L	L	L	4	4	L	High-side/low-side arm shorting mode *
55	Н	L	니	H) H)}	L	L	(4/	/5	L	L	High-side/low-side arm shorting mode *
56	L	Н	7/	H/	H	Ζн	L	7		IJ	L	L	High-side/low-side arm shorting mode *
57	L	L	Н	H	Ŧ	Н	F	L	7	L	L	L	High-side/low-side arm shorting mode *
58	Н	Ļ	γH	Н	Н	L	٦	1	L	L	L	L	High-side/low-side arm shorting mode *
59	Н	H	Ä	7	Н	Н	7	L	>∟	L	L	L	High-side/low-side arm shorting mode *
60	Н)}	H	H	L	H	L	L	L	L	L	L	High-side/low-side arm shorting mode *
61 <	Н	(H)L)	Н	Н	H	F	L	L	L	L	L	High-side/low-side arm shorting mode *
62	1	7	-H	H/)	> H (H	1	L	L	L	L	L	High-side/low-side arm shorting mode *
63	H		Н	Н	√Ĥ	F	九	L	L	L	L	L	High-side/low-side arm shorting mode *
64	H	Н	Н	Н	/H/	H	L	L	L	L	L	L	High-side/low-side arm shorting mode *

^{*:} High-side/low-side arm shorting mode is disabled by the internal logic. FAULT output goes high (open-drain, high-impedance)

^{*:} By driving ENB pin low, all outputs can be turned off regardless of input signals. By driving ENB pin high, all outputs are switching normally.

Absolute Maximum Ratings $(T_a = 25^{\circ}C)$

Characteristic	Symbol	Rating	Unit	Remarks			
Power supply voltage	V _{DD(1)}	-0.5 to 30	V				
Power supply voltage	V _{DD(2)}	45	V	Pulse width ≤ 200ms			
Output current	ISOURCE	1	Α	Pulse width ≤ 10μs			
Output current	I _{SINK}	1	Α	I dise width Tous			
Input voltage	V_{IN} , V_{ENB}	-0.5 to 7.0	V				
FAULT pin voltage	V _{FAULT}	30	V				
PGND pin negative voltage	P _{GND} (-)	-0.5	V	Negative voltage that can be applied to PGND pin (reference to SGND pin)			
Output pin negative voltage	V _{OUT(-)}	-0.5	1	Negative voltage that can be applied to UU, VU,WU,UB,VB and WB pins (Reference to SGND pin)			
FAULT pin current	IFAULT	5	mA				
Dower dissination	D-	0.8	/w)	^ ()			
Power dissipation	P _D	1.2 (Note2)					
Operating temperature	T _{opr}	-40 to 125	> °C				
Junction temperature	Tj	150	°C				
Storage temperature	T _{stg}	-40 to 150	°C				

Note1: Using continuously under heavy loads (e.g. the application of high temperature/current/voltage and the significant change in temperature, etc.) may cause this product to decrease in the reliability significantly even if the operating conditions (i.e. operating temperature/current/voltage, etc.) are within the absolute maximum ratings and the operating ranges.

Please design the appropriate reliability upon reviewing the Toshiba Semiconductor Reliability Handbook ("Handling Precautions"/"Derating Concept and Methods") and individual reliability data (i.e. reliability test report and estimated failure rate, etc).

Thermal Resistance

Characteristic	Symbol	Rating	Unit
Junction to ambient thermal resistance	Pucca	156.3	°C / W
Junction to ambient thermal resistance	Rth (j-a)	104.2 (Note2)	C / VV

6

Note2: When the device is mounted on a 60 mm \times 60 mm \times 1.6 mm glass epoxy PCB

2008-05-12



Electrical Characteristics

(Unless otherwise specified, $T_a = -40$ to 125°C, CP1, $2 = 0.1 \mu F$, $R_{OSC} = 62 k \Omega$, $C_{OSC} = 270 pF$)

Characteristic	Symbol	Test Circuit	Condition	Min	Тур.	Max	Unit	Remarks	
Operating supply voltage (Note3)	V _{DD(opr)}	-	-	4.5	13.5	18	V		
	I _{DD(1)}	-	V _{DD} = 13.5 V	1	-	7	/	Oscillation circuit stops	
Supply current	I _{DD(2)}	-	V_{DD} = 13.5 V, V_{IN1} to V_{IN6} = 0 V, $CP1,2$ = 0.1 μ F	ı	-	9	mA	When oscillation circuit is operating f = 100 kHz, mean current	
Input voltage	V _{IH}	_	V _{DD} = 7 to 18 V,	3.5	-<			IN1 to IN6 and ENB High-level input voltage	
mput voitage	V _{IL}		I _O = 0 A	-	- ((1.5	V	IIN1 to IN6 and ENB low-level input voltage	
Input current	lіН	_	V _{DD} = 7 to 18V, V _{IN} = 5 V	ı		200	μА	IN1 to IN6, ENB input	
input current	I _{IL}		V _{DD} = 7 to 18 V, V _{IN} = 0 V	- 10	77	10	μА	(per one input)	
Charge pump voltage			V _{DD} = 7 V, V _{IN1} to V _{IN6} = 0 V	V _{DD} +10.9	V _{DD} +11.9	\\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\) // (V _{CPV} ≈ 3 × (V _{DD} − V _F) V _{CPV} denotes CPV pin voltage. (reference to SGND pin)	
(Note4)(Note5)	V _{CPV}	-	- V _{DD} = 13.5 V, V _{IN1} to V _{IN6} = 0 V		V _{DD} +14	V _{DD} +16	3	V _{CPV} denotes CPV pin voltage.	
			V _{DD} = 18 V, V _{IN1} to V _{IN6} = 0 V	V _{DD} +12	V _{DD} +14	V _{DD} +16	٧	(reference to SGND pin)	
	V _{OH(H1)}		V _{DD} = 7V, V _{IN} = 5V, I _O = -10mA	-	V _{DD} + 9.9)) -			
High-side high-level output voltage	V _{OH(H2)}	_	$V_{DD} = 13.5 \text{ V},$ $V_{IN} = 5 \text{ V},$ $I_{O} = -10 \text{ mA}$	-	V _{DD} + 12	ı	j	UU, VU and WU pin voltage (reference to SGND pin) *Measuring single pulse	
	V _{OH(H3)}		V _{DD} = 18 V, V _{IN} = 5 V, I _O = 710 mA		V _{DD} + 12	-			
High-side high-level output voltage drop	VDROP		V _{IN} = 5 V, I _O = -10 mA, V _{DROP} = V _{CPV} - V _{QH}		2	3	V		
High-side low-level output voltage	Vol(H) -		V _{DD} = 7 to 18 V, V _{IN} = 0 V, I _O = 0 A	<i>-</i>	-	0.1			
Low-side high-level VOH(L		-	$V_{DD} = 7 \text{ to } 18V,$ $V_{IN} = 5V,$ $I_{O} = -10\text{mA}$	V _{DD} - 0.1	V _{DD}	-		UB, VB and WB pin voltage	
Low-side low-level output voltage	V _{OL(L)}	<u></u> ($V_{DD} = 7 \text{ to } 18 \text{ V},$ $V_{IN} = 0 \text{ V},$ $V_{IO} = 0 \text{ A}$	-	-	0.1		(reference to SGND pin)	
Output ON resistance	R _{SOURCE}	_	V _{DD} = 13.5 V, V _{IN} = 5 V, I _O = -0.5 A	-	7	10	Ω	UU, VU, WU, UB, VB and WB output resistance	
Output ON TESISIATIOE	R _{SINK}		V _{DD} = 13.5 V, V _{IN} = 0 V, I _O = 0.5 A	-	4.5	10	22	pulse width ≤ 10 μs	

Characteristic		Symbol	Test Circuit	Condition	Min	Тур.	Max	Unit	Remarks	
Under-					5.0	5.5	6.0	V	Under voltage detection	
voltage detection	Hysteresis	ΔV_{DDUV}	_	-	-	0.5	-	V	voltage and hysteresis (V _{DD} voltage detected)	
	Turn-on delay time	t _d (ON)			-	0.25	1	<	UU, VU, WU, UB, VB and WB switching times	
Switching	Turn-on time	ton	1	V _{DD} = 13.5 V, V _{CPV} = 13.5 V, C _{OUT} = 12400 pF, R _G = 47 Ω	ı	0.5	2	6		
times	Turn-off delay time	^t d (OFF)	1		-	0.25	//	μS		
	Turn-off time	toff			-	0.5	2	7		
Dead time	(Note 6)	^t dead	-	V_{DD} = 13.5 V, t_{dead} = t_{OFF} - $t_{d(ON)}$	-	0.25		μS		
Oscillating	frequency	fosc	ı	V_{DD} = 7 to 18V, R_{OSC} = 62 k Ω , C_{OSC} = 270 pF	80	100	120	kHz		
FAULT output voltage		V _{FAULT}	ı	V _{DD} = 7 to 18 V, I _{FAULT} = 1 mA)	0.8	>	FAULT pin low-level voltage (open-drain)	
FAULT output leakage current		I _{FAULT}	_	V _{DD} = 7 to 18 V, V _{FAULT} = 18 V	(-	> -	10	μA	\bigcirc	
FAULT out delay time	put	t _d (FAULT)	-	- 2	\\ \frac{1}{2}	-	1((μs		


Note3 : On-off output control, FAULT output and charge pump circuit operate from V_{DD} ≥ 4.5V. However, charge pump voltage (CPV voltage) decreases by there are a lot of output currents in the condition with a low power supply voltage (V_{DD}). It may be not enough voltage (V_{GS}) to drive external power MOSFET. Be careful enough when using it .

Note4: When converting foward voltage of the charge pump circuit diode by 0.7V. Please use the diode of high-speed type (trr \leq 100ns).

Note5: About the charge pump voltage

So as not to apply over-voltage to the gate-source voltage(VGS) of external power MOSFET, and so as to become the best driving voltage, the clamping circuit is built into. When the CPV voltage reaches the value, so as not to apply over-voltage, the oscillation logic circuit of the charge pump is stopped.

CPV voltage



Area①: $V_{CPV}=3 \times V_{DD} - 3 \times V_{F}$ Area②:V_{CPV} clamp=V_{DD} + 14V typ. Area③:V_{CPV} clamp=32.5V typ. (35V max)



Note6: About the dead time

High-side/low-side arm shorting mode is disabled by the internal logic. All outputs can be turned off. The deadtime of this product is $1\mu s$. That doesn't contain deadtime of external power MOSFET. Please set the deadtime of the input signal after considering the switching time of external power MOSFET.

Note7 : About the direct input method of the charge pump oscillation frequency By the oscillation signal from the outside to C_{OSC} it is possible to set up the charge pump oscillation. As this method, please input the signal to C_{OSC} after V_{DD} becomes over 9V. ($V_{COSC} \le 5.5$ V) Moreover, please use the terminal R_{OSC} by the resistance unconnection (open). When the CPV voltage reaches up to the clamping voltage, though the signal is input to C_{OSC} , the movement of the charge pump (oscillation) stops.


Test Circuit 1 Switching times Example of measuring UU output t_f ≤ 0.1μs $t_r \le 0.1 \mu s$ 5V(100%) Input waveform 50% V_{IN} CPV V_{DD} ENB PGND1 V_{DD}=13.5V - P.G. V_{DD} - 3V $(V_{DD} - 3V) \times 90\%$ Output waveform VOUT ---- (V_{DD} - 3V) × 10% t_{d(ON)} td(OFF) ton **t**OFF


Truth Table


IN	ENB	/VOUT	FAULT	STATE
L	┙	L	L	
Н	┙	7		Normal
L	\\H	L	L	Normal
Н		H	∠ ^L	
L		L	(H	
¥ ((77	L	H	Nden velte ee detection
7//	ЭH	, L (H	V _{DD} under-voltage detection
H	H	(/ H (/) H	
High-side H	→ L	//L) H	I language and language about airea it in out data ation
Low-side H	Н	\Z\	Н	Upper and lower short-circuit input detection


- When under-voltage (5.5V typ.) is detected, only FAULT outputs "H". Neither the output nor the operation of the charge pump circuit stops(off).
- When a in-phase high side and the low side input are the "H" levels, all the outputs be made "L" level, and the "H" level is output to FAULT.


Timing chart























14


Usage Precautions

Precautions on dry packing

After unpacking dry or moisture-proof packing, make sure the device is mounted in place within 48 hours at a temperature and humidity of 30°C and 60% RH or less. Because the device is emboss-taped and cannot be processed by baking, always be sure to use it within the said allowable time after unpacking.



Package Dimensions





RESTRICTIONS ON PRODUCT USE

- · The information contained herein is subject to change without notice.
- TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor
 devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical
 stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of
 safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of
 such TOSHIBA products could cause loss of human life, bodily injury or damage to property.
 - In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc.
- The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in his document shall be made at the customer's own risk.
- The products described in this document shall not be used or embedded to any downstream products of which manufacture, use and/or sale are prohibited under any applicable laws and regulations.
- Please contact your sales representative for product-by-product details in this document regarding RoHS
 compatibility. Please use these products in this document in compliance with all applicable laws and regulations
 that regulate the inclusion or use of controlled substances. Toshiba assumes no liability for damage or losses
 occurring as a result of noncompliance with applicable laws and regulations.