STL21N65M5

N-channel 650 V, 0.175 Ω 17 A ultra low gate charge MDmesh[™] V Power MOSFET in PowerFLAT[™] 8x8 HV package

Features

Order code	V _{DSS} @ T _{Jmax}	R _{DS(on)} max	I _D
STL21N65M5	710 V	< 0.190 Ω	17 A ⁽¹⁾

- 1. The value is rated according to $R_{thj-case}$
- 100% avalanche tested
- Low input capacitance and gate charge
- Low gate input resistance

Applications

Switching applications

Description

This device is an N-channel MDmesh[™] V Power MOSFET based on an innovative proprietary vertical process technology, which is combined with STMicroelectronics' well-known PowerMESH[™] horizontal layout structure. The resulting product has extremely low onresistance, which is unmatched among siliconbased Power MOSFETs, making it especially suitable for applications which require superior power density and outstanding efficiency. Datasheet — production data




Figure 1. Internal schematic diagram




Table 1. Device summary

Order code	Marking	Package	Packaging
STL21N65M5	21N65M5	PowerFLAT™ 8x8 HV	Tape and reel

www.st.com

This is information on a product in full production.

Contents

1	Electrical ratings
2	Electrical characteristics
	2.1 Electrical characteristics (curves)
3	Test circuits
4	Package mechanical data 10
5	Packaging mechanical data 13
6	Revision history



1

Table 2. Absolute maximum ratings

Electrical ratings

Absolute maximum ratings		
Parameter	Value	Unit
Drain-source voltage	650	V
Gate-source voltage	± 25	V
Drain current (continuous) at $T_C = 25 \ ^{\circ}C$	17	А
Drain current (continuous) at T _C = 100 °C	11	А
Drain current (pulsed)	68	А
Drain current (continuous) at T _{amb} = 25 °C	2.7	А
Drain current (continuous) at T _{amb} = 100 °C	1.7	А
Drain current (pulsed)	10.8	А
Total dissipation at T _{amb} = 25 °C	3	W
Total dissipation at T_{C} = 25 °C	125	W
Avalanche current, repetitive or not- repetitive (pulse width limited by T _j max)	5	A
Single pulse avalanche energy (starting $T_j = 25 \text{ °C}, I_D = I_{AR}, V_{DD} = 50 \text{ V}$)	400	mJ
Peak diode recovery voltage slope	15	V/ns
Storage temperature	- 55 to 150	°C
Max. operating junction temperature	150	°C
	ParameterDrain-source voltageGate-source voltageDrain current (continuous) at $T_C = 25 \ ^{\circ}C$ Drain current (continuous) at $T_C = 100 \ ^{\circ}C$ Drain current (pulsed)Drain current (continuous) at $T_{amb} = 25 \ ^{\circ}C$ Drain current (continuous) at $T_{amb} = 100 \ ^{\circ}C$ Drain current (continuous) at $T_{amb} = 100 \ ^{\circ}C$ Drain current (continuous) at $T_{amb} = 100 \ ^{\circ}C$ Drain current (pulsed)Total dissipation at $T_{amb} = 25 \ ^{\circ}C$ Total dissipation at $T_C = 25 \ ^{\circ}C$ Avalanche current, repetitive or not-repetitive (pulse width limited by T_j max)Single pulse avalanche energy(starting $T_j = 25 \ ^{\circ}C$, $I_D = I_{AR}$, $V_{DD} = 50 \ V$)Peak diode recovery voltage slopeStorage temperature	ParameterValueDrain-source voltage650Gate-source voltage ± 25 Gate-source voltage ± 25 Drain current (continuous) at $T_C = 25 ^{\circ}C$ 17Drain current (continuous) at $T_C = 100 ^{\circ}C$ 11Drain current (pulsed)68Drain current (continuous) at $T_{amb} = 25 ^{\circ}C$ 2.7Drain current (continuous) at $T_{amb} = 100 ^{\circ}C$ 1.7Drain current (continuous) at $T_{amb} = 100 ^{\circ}C$ 1.7Drain current (pulsed)10.8Total dissipation at $T_{amb} = 25 ^{\circ}C$ 3Total dissipation at $T_{amb} = 25 ^{\circ}C$ 125Avalanche current, repetitive or not- repetitive (pulse width limited by T_j max)5Single pulse avalanche energy (starting $T_j = 25 ^{\circ}C$, $I_D = I_{AR}$, $V_{DD} = 50 ^{\circ}V$)400Peak diode recovery voltage slope15Storage temperature- 55 to 150

1. The value is rated according to ${\rm R}_{\rm thj\text{-}case.}$

2. Pulse width limited by safe operating area.

3. When mounted on FR-4 board of inch², 2oz Cu.

4. $I_{SD} \leq 17 \text{ A}, \text{ di/dt} \leq 400 \text{ A/}\mu\text{s}, \text{V}_{Peak} < \text{V}_{(BR)DSS}, \text{V}_{DD} = 400 \text{ V}.$

Table 3. Thermal data

Symbol Parameter		Value	Unit
R _{thj-case}	Thermal resistance junction-case max	1	°C/W
R _{thj-amb} ⁽¹⁾	Thermal resistance junction-amb max	45	°C/W

1. When mounted on 1inch² FR-4 board, 2 oz Cu.



2 Electrical characteristics

(T_C = 25 °C unless otherwise specified)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage	$I_{D} = 1 \text{ mA}, V_{GS} = 0$	650			V
I _{DSS}	Zero gate voltage drain current (V _{GS} = 0)	V _{DS} = 650 V V _{DS} = 650 V, T _C =125 °C			1 100	μΑ μΑ
I _{GSS}	Gate-body leakage current (V _{DS} = 0)	V _{GS} = ± 25 V			±100	nA
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}$, $I_D = 250 \ \mu A$	3	4	5	V
R _{DS(on)}	Static drain-source on-resistance	V _{GS} = 10 V, I _D = 8.5 A		0.175	0.190	Ω

Table 4. On /off states

Table 5. Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C _{iss} C _{oss} C _{rss}	Input capacitance Output capacitance Reverse transfer capacitance	V _{DS} = 100 V, f = 1 MHz, V _{GS} = 0	-	1950 46 3	-	pF pF pF
C _{o(tr)} ⁽¹⁾	Equivalent capacitance time related	V _{DS} = 0 to 520 V, V _{GS} = 0	-	133	-	pF
C _{o(er)} ⁽²⁾	Equivalent capacitance energy related	$v_{\rm DS} = 0.00320$ v, $v_{\rm GS} = 0.0000$	-	44	-	pF
R _G	Intrinsic gate resistance	f = 1 MHz open drain	-	2.5	-	Ω
Q _g Q _{gs} Q _{gd}	Total gate charge Gate-source charge Gate-drain charge	$V_{DD} = 520 \text{ V}, I_D = 8.5 \text{ A},$ $V_{GS} = 10 \text{ V}$ (see <i>Figure 16</i>)	-	44 12 17	-	nC nC nC

1. $C_{oss \, eq.}$ time related is defined as a constant equivalent capacitance giving the same charging time as C_{oss} when V_{DS} increases from 0 to 80% V_{DSS}

2. $C_{oss eq.}$ energy related is defined as a constant equivalent capacitance giving the same stored energy as C_{oss} when V_{DS} increases from 0 to 80% V_{DSS}



iable el	enning innee					
Symbol	Parameter	Test conditions	Min.	Тур.	Max	Unit
t _{d(off)} t _r t _c	Turn-off delay time Rise time Cross time Fall time	$V_{DD} = 400 \text{ V}, I_D = 11 \text{ A},$ $R_G = 4.7 \Omega, V_{GS} = 10 \text{ V}$ (see Figure 17), (see Figure 20)	-	37 10 24 12	-	ns ns ns ns

Table 6.Switching times

Table 7.Source drain diode


Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{SD} I _{SDM} ⁽¹⁾	Source-drain current Source-drain current (pulsed)		-		17 68	A A
V _{SD} ⁽²⁾	Forward on voltage	I _{SD} = 17 A, V _{GS} = 0	-		1.5	V
t _{rr} Q _{rr} I _{RRM}	Reverse recovery time Reverse recovery charge Reverse recovery current	I _{SD} = 17 A, di/dt = 100 A/μs V _{DD} = 100 V (see <i>Figure 17</i>)	-	294 4 28		ns μC Α
t _{rr} Q _{rr} I _{RRM}	Reverse recovery time Reverse recovery charge Reverse recovery current	I _{SD} = 17 A, di/dt = 100 A/μs V _{DD} = 100 V, T _j = 150 °C (see <i>Figure 17</i>)	-	340 5 29		ns μC Α


1. Pulse width limited by safe operating area

2. Pulsed: pulse duration = 300 μ s, duty cycle 1.5%




2.1 Electrical characteristics (curves)









6/16







Figure 8. Output capacitance stored energy Figure 9. **Capacitance variations**








Figure 12. Source-drain diode forward characteristics





Figure 13. Normalized V_{DS} vs temperature



57





Figure 14. Switching losses vs gate resistance (1)

1. Eon including reverse recovery of a SiC diode



3 Test circuits

Figure 15. Switching times test circuit for resistive load







Figure 16. Gate charge test circuit

Figure 17. Test circuit for inductive load switching and diode recovery times



I

J

D.U.T.

2200

μF

-

3.3

μF


Vdd

AM01471v1

VD O


lр

0









Vi

Pw



4 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.

Dim	mm				
Dim.	Min.	Тур.	Max.		
А	0.80	0.90	1.00		
A1	0.00	0.02	0.05		
b	0.95	1.00	1.05		
D		8.00			
E		8.00			
D2	7.05	7.20	7.30		
E2	4.15	4.30	4.40		
е		2.00			
L	0.40	0.50	0.60		
aaa		0.10			
bbb		0.10			
CCC		0.10			

Table 8. PowerFLAT[™] 8x8 HV mechanical data






Figure 21. PowerFLAT™ 8x8 HV drawing mechanical data






Figure 22. PowerFLAT[™] 8x8 HV recommended footprint

12/16



5 Packaging mechanical data






Figure 23. PowerFLAT™ 8x8 HV tape










Figure 25. PowerFLAT[™] 8x8 HV reel





6 Revision history

Date	Revision	Changes
28-Apr-2010	1	First release.
14-Jun-2010	2	R _{DS(on)} typical value has been corrected.
14-Mar-2011	3	Figure 2: Safe operating area, Figure 3: Thermal impedance and Figure 7: Static drain-source on-resistance have been updated.
18-May-2011	4	R _{DS(on)} limits in <i>Table 4</i> have been updated.
29-May-2011	5	Section 4: Package mechanical data has been updated. Added new section: Section 5: Packaging mechanical data. Minor text changes.



Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY TWO AUTHORIZED ST REPRESENTATIVES, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2012 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

16/16

