QProx ${ }^{\text {TM }}$ QT60168, QT60248
16, 24 Key QMatrix ${ }^{\text {TM }}$ ICs

- Second generation charge-transfer QMatrix technology
- Keys individually adjustable for sensitivity, response time, and many other critical parameters
- Panel thicknesses to 50 mm through any dielectric
- 16 and 24 touch key versions
- 100\% autocal for life - no adjustments required
- SPI slave interface
- Adjacent key suppression feature
- Synchronous noise suppression feature
- Spread-spectrum modulation - high noise immunity
- Mix and match key sizes \& shapes in one panel
- Low overhead communications protocol
- FMEA compliant design features
- Negligible external component count
- Extremely low cost per key
- +3 to +5 V single supply operation
- 32-pin lead-free TQFP package


## APPLICATIONS

- Security keypanels
- Appliance controls
- ATM machines
- Automotive panels
- Industrial keyboards
- Outdoor keypads
- Touch-screens
- Machine tools

These digital charge-transfer ("QT") QMatrix ${ }^{\text {TM }}$ ICs are designed to detect human touch on up to 16 or 24 keys when used with a scanned, passive $\mathrm{X}-\mathrm{Y}$ matrix. They will project touch keys through almost any dielectric, e.g. glass, plastic, stone, ceramic, and even wood, up to thicknesses of 5 cm or more. The touch areas are defined as simple 2-part interdigitated electrodes of conductive material, like copper or screened silver or carbon deposited on the rear of a control panel. Key sizes, shapes and placement are almost entirely arbitrary; sizes and shapes of keys can be mixed within a single panel of keys and can vary by a factor of 20:1 in surface area. The sensitivity of each key can be set individually via simple functions over the serial port by a host microcontroller. Key setups are stored in an onboard eeprom and do not need to be reloaded with each powerup.

These devices are designed specifically for appliances, electronic kiosks, security panels, portable instruments, machine tools, or similar products that are subject to environmental influences or even vandalism. They permit the construction of $100 \%$ sealed, watertight control panels that are immune to humidity, temperature, dirt accumulation, or the physical deterioration of the panel surface from abrasion, chemicals, or abuse. To this end they contain Quantum-pioneered adaptive auto self-calibration, drift compensation, and digital filtering algorithms that make the sensing function robust and survivable.
These devices feature continuous FMEA self-test and reporting diagnostics, to allow their use in critical consumer appliance applications, for example ovens and cooktops.

Common PCB materials or flex circuits can be used as the circuit substrate; the overlying panel can be made of any non-conducting material. External circuitry consists of only a few passive parts. Control and data transfer is via an SPI port.

These devices makes use of an important new variant of charge-transfer sensing, transverse charge-transfer, in a matrix format that minimizes the number of required scan lines. Unlike older methods, it does not require one IC per key.

AVAILABLE OPTIONS

| $\mathbf{T}_{\mathrm{A}}$ | \# Keys | Part Number | Lead-Free |
| :---: | :---: | :---: | :---: |
| $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 16 | QT60168-ASG | Yes |
| $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 24 | QT60248-ASG | Yes |

## Contents

1 Overview3
1.1 Part differences ..... 3
1.2 Enabling / Disabling Keys ..... 3
2 Hardware \& Functional ..... 3
2.1 Matrix Scan Sequence ..... 3
2.2 Disabling Keys; Burst Paring ..... 3
2.3 Response Time ..... 3
2.4 Oscillator ..... 4
2.5 Sample Capacitors; Saturation ..... 4
2.6 Sample Resistors ..... 4
2.7 Signal Levels ..... 4
2.8 Matrix Series Resistors ..... 5
2.9 Key Design ..... 5
2.10 PCB Layout, Construction ..... 6
2.10.1 LED Traces and Other Switching Signals ..... 6
2.10.2 PCB Cleanliness ..... 6
2.11 Power Supply Considerations ..... 6
2.12 Startup / Calibration Times ..... 6
Table 2-1 Basic Timings ..... 6
2.13 Reset Input ..... 6
2.14 Spread Spectrum Acquisitions ..... 7
2.15 Detection Integrators ..... 7
2.16 FMEA Tests ..... 7
2.17 Wiring ..... 8
Table 2.2 - Pin Listing ..... 8
Figure 2.7 Wiring Diagram ..... 9
3 Serial Communications ..... 10
3.1 DRDY Pin ..... 10
3.2 SPI Communications ..... 10
3.3 Command Error Handling ..... 11
4 Control Commands ..... 11
.1 Null Command - 0x00 ..... 11
4.2 Enter Setups Mode - 0x01 ..... 12
4.3 Cal All - 0x03 ..... 12
4.4 Force Reset - 0x04 ..... 12
4.5 General Status - 0x05 ..... 12
4.6 Report 1st Key - 0x06 ..... 13
4.7 Report Detections for All Keys - 0x07 ..... 13
Table 4.1 Bits for key reporting and numbering ..... 13
4.8 Report Error Flags for All Keys - 0x0b ..... 13
4.9 Report FMEA Status - 0x0c ..... 13
4.10 Dump Setups Block - 0x0d ..... 13
4.11 Eeprom CRC - 0x0e ..... 13
4.12 Return Last Command - 0x0f ..... 13
4.13 Internal Code - 0x10 ..... 13
4.14 Internal Code - 0x12 ..... 13
4.15 Data Set for One Key - 0x4k ..... 14
4.16 Status for Key ' k ' - 0x8k ..... 14
4.17 Cal Key 'k' - 0xck ..... 14
4.18 Command Sequencing ..... 14
Table 4.2 Command Summary ..... 16
5 Setups ..... 18
5.1 Negative Threshold - NTHR ..... 18
5.2 Positive Threshold - PTHR ..... 18
5.3 Drift Compensation - NDRIFT, PDRIFT ..... 18
5.4 Detect Integrators - NDIL, FDIL ..... 19
5.5 Negative Recal Delay - NRD ..... 19
5.6 Positive Recalibration Delay - PRD ..... 19
5.7 Burst Length - BL ..... 20
5.8 Adjacent Key Suppression - AKS ..... 20
5.9 Oscilloscope Sync - SSYNC ..... 20
5.10 Mains Sync - MSYNC ..... 20
5.11 Burst Spacing - BS ..... 20
5.12 Lower Signal Limit - LSL ..... 21
5.13 Host CRC - HCRC ..... 21
Table 5.1 Setups Block ..... 22
Table 5.2 Key Mapping ..... 22
Table 5.3 Setups Block Summary ..... 23
6 Specifications ..... 24
6.1 Absolute Maximum Electrical Specifications ..... 24
6.2 Recommended operating conditions ..... 24
6.3 DC Specifications ..... 24
6.4 Timing Specifications ..... 24
6.5 Mechanical Dimensions ..... 24
6.6 Marking ..... 25
7 Appendix ..... 26
7.1 8-Bit CRC Algorithm ..... 26
7.2 1-Sided Key Layout ..... 27
7.3 PCB Layout ..... 27

## 1 Overview

QMatrix devices are digital burst mode charge-transfer (QT) sensors designed specifically for matrix geometry touch controls; they include all signal processing functions necessary to provide stable sensing under a wide variety of changing conditions. Only a few external parts are required for operation. The entire circuit can be built within a few square centimeters of single-sided PCB area. CEM-1 and FR1 punched, single-sided materials can be used for possible lowest cost. The PCB's rear can be mounted flush on the back of a glass or plastic panel using a conventional adhesive, such as 3M VHB 2-sided adhesive acrylic film.

Figure 1-1 Field flow between $X$ and $Y$ elements


QMatrix parts employ transverse charge-transfer ('QT') sensing, a technology that senses changes in electrical charge forced across an electrode by a pulse edge (Figure 1-1). QMatrix devices allow for a wide range of key sizes and shapes to be mixed together in a single touch panel.
The devices use an SPI interface to allow key data to be extracted and to permit individual key parameter setup. The interface protocol uses simple single byte commands and responds with single byte responses in most cases. The command structure is designed to minimize the amount of data traffic while maximizing the amount of information conveyed.

In addition to normal operating and setup functions the device can also report back actual signal strengths and error codes.

QmBtn software for the PC can be used to program the operation of the IC as well as read back key status and signal levels in real time.

The QT60168 and QT60248 are electrically identical with the exception of the number of keys which may be sensed.

### 1.1 Part differences

Versions of the device are capable of a maximum of 16 or 24 keys (QT60168, QT60248 respectively).
These devices are identical in all respects, except that each is capable of only the number of keys specified. These keys can be located anywhere within the electrical grid of 8 X and 3 Y scan lines.

Unused keys are always pared from the burst sequence in order to optimize speed. Similarly, in a given part a lesser number of enabled keys will cause any unused acquisition burst timeslots to be pared from the sampling sequence to optimize acquire speed. Thus, if only 14 keys are actually enabled, only 14 timeslots are used for scanning.

### 1.2 Enabling / Disabling Keys

The NDIL parameter is used to enable and disable keys in the matrix. Setting NDIL $=0$ for a key disables it (Section 5.4). At no time can the number of enabled keys exceed the maximum specified for the device in the case of the QT60168.

On the QT60168, only the first 2 Y lines (Y0, Y1) are operational by default. On the QT60168, to use keys located on line Y2, one or more of the pre-enabled keys must be disabled simultaneously while enabling the desired new keys. This can be done in one Setups block load operation.

## 2 Hardware \& Functional

### 2.1 Matrix Scan Sequence

The circuit operates by scanning each key sequentially, key by key. Key scanning begins with location $X=0 / Y=0$ (key \#0). $X$ axis keys are known as rows while $Y$ axis keys are referred to as columns. Keys are scanned sequentially by row, for example the sequence X0Y0 X1Y0 .... X7Y0, X0Y1, X1Y1... etc. Keys are also numbered from $0 . .24$. Key 0 is located at XOYO. A table of key numbering is located on page 22.
Each key is sampled in a burst of acquisition pulses whose length is determined by the Setups parameter BL (page 20), which can be set on a per-key basis. A burst is completed entirely before the next key is sampled; at the end of each burst the resulting signal is converted to digital form and processed. The burst length directly impacts key gain; each key can have a unique burst length in order to allow tailoring of key sensitivity on a key by key basis.

### 2.2 Disabling Keys; Burst Paring

Keys that are disabled by setting NDIL $=0$ (Section 5.4 , page 19) have their bursts pared from the scan sequence to save time. This has the consequence of affecting the scan rate of the entire matrix as well as the time required for initial matrix calibration.

Reducing the number of enabled keys also reduces the time required to calibrate an individual key once the matrix is initially calibrated after power-up or reset, since the total cycle time is proportional to the number of enabled keys.

Keys that are disabled report as follows:
Signal $=0$
Reference $=0$
Low-signal error flag (provided LSL >0)
Calibrating flag for key set only just after device reset or after a CAL command, for one scan cycle only
Failed calibration error for key always set
Detect flag for key never set
See also Section 4.16 notes

### 2.3 Response Time

The response time of the device depends on the scan rate of the keys (Section 5.11), the number of keys enabled (Section $5.4)$, the detect integrator settings (Section 5.4), the serial polling rate by the host microcontroller, and the time required to do FMEA tests at the end of each scan ( $\sim 5 \mathrm{~ms}$ ).

For example:
NKE = Number of keys enabled $=20$
FDIL $=$ Fast detect integrator limit $=5$
BS = Burst spacing $=0.5 \mathrm{~ms}$
FMEA $=$ FMEA test time $=5 \mathrm{~ms}$
NDIL $=$ Norm detect integrator Limit $=2$
HPR $=$ Host polling rate $=10 \mathrm{~ms}$
The worst case response time is computed as:

$$
\mathrm{Tr}=((((\mathrm{NKE}+\mathrm{FDIL}) * \mathrm{BS})+\mathrm{FMEA}) * \text { NDIL })+\mathrm{HPR}
$$

For the above example values:

$$
\mathrm{Tr}=((((20+5) * 0.5 \mathrm{~ms})+5 \mathrm{~ms}) * 2)+10 \mathrm{~ms}=45 \mathrm{~ms}
$$

### 2.4 Oscillator

The oscillator is internal to the device. There is no facility for external clocking.

### 2.5 Sample Capacitors; Saturation

The charge sampler capacitors on the $Y$ pins should be the values shown. They should be X7R or NP0 ceramics or PPS film. The value of these capacitors is not critical but 4.7 nF is recommended for most cases.
Cs voltage saturation is shown in Figure 2-1. This nonlinearity is caused by excessively negative voltage on Cs inducing conduction in the pin protection diodes. This badly saturated signal destroys key gain and introduces a strong thermal coefficient which can cause 'phantom' detection. The cause of this is usually from the burst length being too long, the Cs value being too small, or the $\mathrm{X}-\mathrm{Y}$ coupling being too large. Solutions include loosening up the interdigitation of key structures, separating $X$ and $Y$ lines on the PCB more, increasing Cs, and decreasing the burst length.
Increasing Cs will make the part slower; decreasing burst length will make it less sensitive. A better PCB layout and a looser key structure (up to a point) have no negative effects.

Cs voltages should be observed on an oscilloscope with the matrix layer bonded to the panel material; if the Rs side of any Cs ramps more negative than -0.25 volts during any burst (not counting overshoot spikes which are probe artifacts), there is a potential saturation problem.
Figure 2-2 shows a defective waveform similar to that of 2-1, but in this case the distortion is caused by excessive stray capacitance coupling from the $Y$ line to AC ground, for example from running too near and too far alongside a ground trace, ground plane, or other traces. The excess coupling causes the charge-transfer effect to dissipate a significant portion of the received charge from a key into the stray capacitance. This phenomenon is more subtle; it can be best detected by increasing BL to a high count and watching what the waveform does as it descends towards and below -0.25 V . The waveform will appear deceptively straight, but it will slowly start to flatten even before the -0.25 V level is reached.
A correct waveform is shown in Figure 2-3. Note that the bottom edge of the bottom trace is substantially straight (ignoring the downward spikes).

Unlike other QT circuits, the Cs capacitor values on QT60xx8 devices have no effect on conversion gain. However they do affect conversion time.
Unused $Y$ lines should be left open.

### 2.6 Sample Resistors

There are 3 sample resistors (Rs) used to perform single-slope ADC conversion of the acquired charge on each Cs capacitor. These resistors directly control acquisition gain: larger values of Rs will proportionately increase signal gain. Values of Rs can range from 380 K ohms to 1 M ohms. 470 K ohms is a reasonable value for most purposes.
Unused Y lines do not require an Rs resistor.

### 2.7 Signal Levels

Quantum's QmBtn ${ }^{\text {TM }}$ software makes it is easy to observe the absolute level of signal received by the sensor on each key. The signal values should normally be in the range from 250 to 750 counts with properly designed key shapes and values of Rs. However, long adjacent runs of $X$ and $Y$ lines can also artificially boost the signal values, and induce signal saturation: this is to be avoided. The X-to-Y coupling should come mostly from intra-key electrode coupling, not from stray X-to-Y trace coupling.
QmBtn software is available free of charge on Quantum's website.

The signal swing from the smallest finger touch should preferably exceed 10 counts, with 15 being a reasonable target. The signal threshold setting (NTHR) should be set to a value guaranteed to be less than the signal swing caused by the smallest touch.

Figure 2-1 VCs - Non-Linear During Burst
(Burst too long, or Cs too small, or X-Y capacitance too large)


Figure 2-2 VCs - Poor Gain, Non-Linear During Burst (Excess capacitance from Y line to Gnd)


Figure 2-3 Vcs - Correct


Figure 2-4 X-Drive Pulse Roll-off and Dwell Time


Figure 2-5 Probing X-Drive Waveforms With a Coin


Increasing the burst length (BL) parameter will increase the signal strengths as will increasing the sampling resistor (Rs) values.

### 2.8 Matrix Series Resistors

The $X$ and $Y$ matrix scan lines should use series resistors (referred to as Rx and Ry respectively) for improved EMI performance.
$X$ drive lines require them in most cases to reduce edge rates and thus reduce RF emissions. Typical values range from 1 K to 20 K ohms.

Y lines need them to reduce EMC susceptibility problems and in some extreme cases, ESD. Typical Y values range around 1 K ohms. Y resistors act to reduce noise susceptibility problems by forming a natural low-pass filter with the Cs capacitors.

It is essential that the Rx and Ry resistors and Cs capacitors be placed very close to the chip. Placing these parts more than a few millimeters away opens the circuit up for high frequency interference problems (above 20 MHz ) as the trace lengths between the components and the chip start to act as RF antennae.

Figure 2-6 Recommended Key Structure
' $T$ ' should ideally be similar to the complete thickness the fields need to penetrate to the touch surface. Smaller dimensions will also work but will give less signal strength. If in doubt, make the pattern coarser.


The upper limits of $R x$ and $R y$ are reached when the signal level and hence key sensitivity are clearly reduced. The limits of $R x$ and Ry will depending on key geometry and stray capacitance, and thus an oscilloscope is required to determine optimum values of both.

The upper limit of Rx can vary depending on key geometry and stray capacitance, and some experimentation and an oscilloscope are required to determine optimum values.
Dwell time is the duration in which charge coupled from $X$ to $Y$ is captured. Increasing $R x$ values will cause the leading edge of the $X$ pulses to increasingly roll off, causing the loss of captured charge (and hence loss of signal strength) from the keys (Figure 2-4). The dwell time of these parts is fixed at 375 ns . If the $X$ pulses have not settled within 375 ns, key gain will be reduced; if this happens, either the stray capacitance on the $X$ line(s) should be reduced (by a layout change, for example by reducing $X$ line exposure to nearby ground planes or traces), or, the $R x$ resistor needs to be reduced in value (or a combination of both approaches).

One way to determine $X$ line settling time is to monitor the fields using a patch of metal foil or a small coin over the key (Figure $2-5)$. Only one key along a particular $X$ line needs to be observed, as each of the keys along that X line will be identical. The 250ns dwell time should be exceed the observed $95 \%$ settling of the X -pulse by $25 \%$ or more.
In almost all case, Ry should be set equal to Rx , which will ensure that the charge on the Y line is fully captured into the Cs capacitor.

### 2.9 Key Design

Circuits can be constructed out of a variety of materials including flex circuits, FR4, and even inexpensive single-sided CEM-1.

The actual internal pattern style is not as important as is the need to achieve regular $X$ and $Y$ widths and spacings of sufficient size to cover the desired graphical key area or a little bit more; $\sim 3 \mathrm{~mm}$ oversize is acceptable in most cases, since the key's electric fields drop off near the edges anyway. The overall key size can range from $10 \mathrm{~mm} \times 10 \mathrm{~mm}$ up to $100 \mathrm{~mm} \times 100 \mathrm{~mm}$ but these are not hard limits. The keys can be any shape including round, rectangular, square, etc. The internal pattern
can be as simple as a single bar of Y within a solid perimeter of X , or (preferably) interdigitated as shown in Figure 2-6.

For better surface moisture suppression, the outer perimeter of $X$ should be as wide as possible, and there should be no ground planes near the keys. The variable ' $T$ ' in this drawing represents the total thickness of all materials that the keys must penetrate.
See Figure 2-6 and page 27 for examples of key layouts.
See Section 2.16 for guidance about potential FMEA problems with small key shapes.

### 2.10 PCB Layout, Construction

It is best to place the chip near the touch keys on the same PCB so as to reduce $X$ and $Y$ trace lengths, thereby reducing the chances for EMC problems. Long connection traces act as $R F$ antennae. The $Y$ (receive) lines are much more susceptible to noise pickup than the $X$ (drive) lines.

Even more importantly, all signal related discrete parts (R's and C's) should be very close to the body of the chip. Wiring between the chip and the various R's and C's should be as short and direct as possible to suppress noise pickup.


Ground planes and traces should NOT be used around the keys and the $Y$ lines from the keys. Ground areas, traces, and other adjacent signal conductors that act as AC ground (such as Vdd and LED drive lines etc) will absorb the received key signals and reduce signal-to-noise ratio (SNR) and thus will be counterproductive. Ground planes around keys will also make water film effects worse.

Ground planes, if used, should be placed under or around the QT chip itself and the associated R's and C's in the circuit, under or around the power supply, and back to a connector, but nowhere else.

See page 27 for an example of a 1 -sided PCB layout.

### 2.10.1 LED Traces and Other Switching Signals

Digital switching signals near the Y lines will induce transients into the acquired signals, deteriorating the SNR perfomance of the device. Such signals should be routed away from the $Y$ lines, or the design should be such that these lines are not switched during the course of signal acquisition (bursts).
LED terminals which are multiplexed or switched into a floating state and which are within or physically very near a key structure (even if on another nearby PCB) should be bypassed to either Vss or Vdd with at least a 10 nF capacitor of any type, to suppress capacitive coupling effects which can induce false signal shifts. Led terminals which are constantly connected to Vss or Vdd do not need further bypassing.

### 2.10.2 PCB Cleanliness

All capacitive sensors should be treated as highly sensitive circuits which can be influenced by stray conductive leakage paths. QT devices have a basic resolution in the femtofarad range; in this region, there is no such thing as 'no clean flux'. Flux absorbs moisture and becomes conductive between
solder joints, causing signal drift and resultant false detections or transient losses of sensitivity or instability. Conformal coatings will trap in existing amounts of moisture which will then become highly temperature sensitive.

The designer should specify ultrasonic cleaning as part of the manufacturing process, and in cases where a high level of humidity is anticipated, the use of conformal coatings after cleaning to keep out moisture.

### 2.11 Power Supply Considerations

As these devices use the power supply itself as an analog reference, the power should be very clean and come from a separate regulator. A standard inexpensive LDO type regulator should be used that is not also used to power other loads such as LEDs, relays, or other high current devices. Load shifts on the output of the LDO can cause Vdd to fluctuate enough to cause false detection or sensitivity shifts.
A single ceramic 0.1 uF bypass capacitor should be placed very close to supply pins $3,4,5$ and 6 of the IC. Pins 18, 20, and 21 do not require bypassing.

Vdd can range from +3 to +5 nominal. The device enters reset below 2.8 V via an internal LVD circuit. See Section 2.13.

### 2.12 Startup / Calibration Times

The devices require initialization times as follows:
Normal cold start to ability to communicate:
4 ms - Normal initialization from any type of reset
22ms - Initialization from reset where the Setups were previously modified.
Calibration time per key vs. burst spacings for 16 and 24 enabled keys:

Table 2-1 Basic Timings

| Burst Spacing, <br> ms | Cal Time, ms, <br> 16 keys | Cal Time, ms, <br> 24 keys |
| :---: | :---: | :---: |
| 0.50 | 176 | 228 |
| 0.75 | 231 | 309 |
| 1.00 | 286 | 390 |
| 1.25 | 342 | 472 |
| 1.50 | 397 | 553 |
| 1.75 | 452 | 634 |
| 2.00 | 507 | 715 |
| 2.25 | 563 | 797 |
| 2.50 | 618 | 878 |
| 2.75 | 673 | 959 |
| 3.00 | 728 | 1,040 |

To the above, add the initialization time from above ( 4 ms or 22 ms ) to get the total elapsed time from reset, to the ability to report key detections over the serial interface. Disabled keys are subtracted from the burst sequence and thus the cal time is shortened. The scan time should be measured on an oscilloscope.

Keys that cannot calibrate for some reason require 5 full cal cycles before they report as errors. The device can report back during the calibration interval that the key(s) affected are still in calibration via status function bits. Errors can be observed after a cal cycle using the 0x8k command (see Section 4.16).

### 2.13 Reset Input

The /RST pin can be used to reset the device to simulate a power down cycle, in order to bring the part up into a known
state should communications with the part be lost. The pin is active low, and a low pulse lasting at least $10 \mu \mathrm{~s}$ must be applied to this pin to cause a reset.
To provide for proper operation during power transitions the devices have an internal LVD set to 2.7 volts.

The reset pin has an internal $30 \mathrm{~K} \sim 80 \mathrm{~K}$ resistor. A $2.2 \mu \mathrm{~F}$ capacitor plus a diode to Vdd can be connected to this pin as a traditional reset circuit, but this is not required.
A Force Reset command, $0 \times 04$ is also provided which generates an equivalent hardware reset.
If an external hardware reset is not used, the reset pin may be connected to Vdd or left floating.

### 2.14 Spread Spectrum Acquisitions

QT60xx8 devices use spread-spectrum burst modulation. This has the effect of drastically reducing the possibility of EMI effects on the sensor keys, while simultaneously spreading RF emissions. This feature is hard-wired into the device and cannot be disabled or modified.

Spread spectrum is configured as a frequency chirp over a wide range of frequencies for robust operation.

### 2.15 Detection Integrators

See also Section 5.4, page 19.
The devices feature a detection integration mechanism, which acts to confirm a detection in a robust fashion. The basic idea is to increment a per-key counter each time the key has crossed its threshold. When this counter reaches a preset limit the key is finally declared to be touched. Example: If the limit value is 10, then the device has to detect a threshold crossing 10 times in succession without interruption, before the key is declared to be touched. If on any sample the signal is not seen to cross the threshold level, the counter is cleared and the process has to start over from the beginning.
The QT60xx8 uses a two-tier confirmation mechanism having two such counters for each key. These can be thought of as 'inner loop' and 'outer loop' confirmation counters.
The 'inner' counter is referred to as the 'fast-DI'; this acts to attempt to confirm a detection via rapid successive acquisition bursts, at the expense of delaying the sampling of the next key. Each key has its own fast-DI counter and limit value; these limits can be changed via the Setups block on a per-key basis.

The 'outer' counter is referred to as the 'normal-DI'; this DI counter increments whenever the fast-DI counter has reached its limit value. If a fast-DI counter failed to reach its terminal count, the corresponding normal-DI counter is also reset. The normal-DI counter also has a limit value which is settable on a per-key basis. If a normal-DI counter reaches its terminal count, the corresponding key is declared to be touched and becomes 'active'. Note that the normal-DI can only be incremented once per complete keyscan cycle, ie more slowly, whereas the fast-Dl is incremented 'on the spot' without interruption.
The net effect of this mechanism is a multiplication of the inner and outer counters and hence a highly noise-resistance sensing method. If the inner limit is set to 5 , and the outer to 3 , the net effect is $5 \times 3=15$ successive threshold crossings to declare a key as active.

### 2.16 FMEA Tests

FMEA (Failure Modes and Effects Analysis) is a tool used to determine critical failure problems in control systems. FMEA
analysis is being applied increasingly to a wide variety of applications including domestic appliances. To survive FMEA testing the control board must survive any single problem in a way that the overall product can either continue to operate in a safe way, or shut down.
The most common FMEA requirements regard opens and shorts analysis of adjacent pins on components and connectors. However other criteria must usually be taken into account, for example complete device failure, and the use of redundant signaling paths.

QT60xx8 devices incorporate special self-test features which allow products to pass such FMEA tests easily. These tests are performed during a dummy timeslot after the last enabled key.
The FMEA testing is done on all enabled keys in the matrix, and results are reported via the serial interface through a dedicated status command (page 13). Disabled keys are not tested. The existence of an error is also reported in normal key reporting commands such as Report 1st Key, page 13.
All FMEA tests are repeated every second or faster during normal run operation. Sometimes, FMEA errors can occur intermittently, for example due to momentary power fluctuations. It is advisable to confirm a true FMEA fault condition by making sure the error flags persist for a several seconds.
Since the devices only communicate in slave mode, the host can determine immediately if the QT has suffered a catastrophic failure.

The FMEA tests performed are:

- X drive line shorts to Vdd and Vss
- X drive line shorts to other pins
- X drive signal deviation
- Y line shorts to Vdd and Vss
- $Y$ line shorts to other pins
- $X$ to $Y$ line shorts
- Cs capacitor checks including shorts and opens
- Vref test
- Key gain test

Other tests incorporated into the devices include:

- A test for signal levels against a preset min value (LSL setup, see page 21). If any signal level falls below this level, an error flag is generated.
- CRC communications checks on all critical command and data transmissions.
- 'Last-command' command to verify that an instruction was properly received.
Some very small key designs have very low $\mathrm{X}-\mathrm{Y}$ coupling. In these cases, the amount of signal will be very small, and the key gain will be low. As a result, small keys can fail the LSL test (page 21) or the FMEA key gain test (above). In such cases, the burst length of the key should be increased so that the key gain increases. Failing that, a small ceramic capacitor, for example 3pF, can be added between the $X$ and $Y$ lines serving the key to artificially boost signal strength.
For those applications requiring it, Quantum can supply sample FMEA test data on special request.


### 2.17 Wiring

Table 2.2 - Pin Listing

| Pin | Function | I/O | Comments | If Unused, Connect To.. |
| :---: | :---: | :---: | :---: | :---: |
| 1 | X3 | O | X3 matrix drive line | Leave open |
| 2 | X4 | O | X4 matrix drive line | Leave open |
| 3 | Vss | P | Supply ground | - |
| 4 | Vdd | P | Power, +3 ~ +5V | - |
| 5 | Vss | P | Supply ground | - |
| 6 | Vdd | P | Power, +3 ~ +5V | - |
| 7 | X5 | O | X5 matrix drive line | Leave open |
| 8 | X6 | O | X6 matrix drive line | Leave open |
| 9 | X7 | O | X7 matrix drive line | Leave open |
| 10 | Vref | I | 0.05V nominal +/-10\% via external divider | - |
| 11 | S_Sync | 0 | Scope Sync: Synchronization test signal output | Leave open |
| 12 | SMP | 0 | Sample drive output | - |
| 13 | DRDY | O | $\begin{aligned} & \text { 1= Comms ready; } \\ & \text { has internal } 20 \mathrm{~K} \sim 50 \mathrm{~K} \text { pull-up } \end{aligned}$ | - |
| 14 | /SS | I | SPI slave select; has internal 20K ~ 50K pull-up | - |
| 15 | MOSI | 1 | SPI data input | - |
| 16 | MISO | O | SPI data output | - |
| 17 | SCK | I | SPI clock input | - |
| 18 | Vdd | P | Power, +3 ~ +5V | - |
| 19 | SYNC | I | Mains sync input | Vdd |
| 20 | Vdd | P | Power, +3 ~ +5V | - |
| 21 | Vss | P | Supply ground | - |
| 22 | NC | N/A | Not used | Leave open |
| 23 | YOB | I | YOB line connection | Leave open |
| 24 | Y1B | I | Y1B line connection |  |
| 25 | Y2B | I | Y2B line connection | Leave open |
| 26 | YOA | I | YOA line connection |  |
| 27 | Y1A | I | Y1A line connection | Leave open |
| 28 | Y2A | I | Y2A line connection |  |
| 29 | /RST | I | Reset low; has internal 30K ~ 80K pull-up | Leave open or Vdd |
| 30 | X0 | 0 | X0 matrix drive line | Leave open |
| 31 | X1 | 0 | X1 matrix drive line | Leave open |
| 32 | X2 | O | X2 matrix drive line | Leave open |

Figure 2.7 Wiring Diagram
See Table 2.2 for further connection information.


## 3 Serial Communications

These devices use SPI communications, in slave mode.
The host device always initiates communications sequences; the QT is incapable of chattering data back to the host. This is intentional for FMEA purposes so that the host always has total control over the communications with the QT60xx8. In SP mode the device is a slave, so that even return data following a command is controlled by the host.
A command from the host always ends in a response of some kind from the QT. Some transmission types from the host or the QT employ a CRC check byte to provide for robust communications.

A DRDY line is provided that handshakes transmissions. Generally this is needed by the host from the QT to ensure that transmissions are not sent when the QT is busy or has not yet processed a prior command.

Initiating or Resetting Communications: After a reset, or, should communications be lost due to noise or out-of-sequence reception, the host should send a $0 \times 0 f$ (return last command) command repeatedly until the compliment of $0 x 0 f$, i.e. $0 x f 0$, is received back. Then, the host can resume normal run mode communications from a clean start.

Poll rate: The typical poll rate in normal 'run' operation should be no faster than once per $10 \mathrm{~ms} ; 25 \mathrm{~ms}$ is more than fast enough to extract status data using the $0 \times 06$ command (report first key: see page 13) in most situations. Streaming multi-byte response commands like the 0x0d command (dump setups: see page 13) or multi-byte response commands like 0x07 can and should pace at the maximum possible rate.

Run Poll Sequence: In normal run mode the host should limit traffic with a minimalist control structure (see also Section 4.18). The host should just send a $0 \times 06$ command until something requires a deeper state inspection. If there is more than one key in detect, the host should use $0 \times 07$ to find which additional keys are in detect. If there is an error, the host should ascertain the error type based on commands $0 \times 0 \mathrm{~b}$ and $0 \times 0 \mathrm{c}$ and take appropriate action. Issuing a $0 \times 07$ command all the time is wasteful of bandwidth, requires more host processor time, and actually conveys less information (no error flags are sent via a $0 \times 07$ command).

### 3.1 DRDY Pin

DRDY is an open-drain output with an internal $20 \mathrm{~K} \sim 50 \mathrm{~K}$ pullup resistor.
Serial communications pacing is controlled by this pin. The host is permitted to send data only when DRDY is high. After a byte is received DRDY will always go low even if only for a few microseconds; during this period the host should not send data. Therefore, after each byte transmission the host should first check that DRDY is high again.
If the host desires to send a byte to the QT it should behave as follows:

1. If DRDY is low, wait
2. If DRDY is high: send a command to QT
3. Wait at least $40 \mu \mathrm{~s}$ (time S 5 in Figure 3-3: DRDY is guaranteed to go low before this $40 \mu \mathrm{~s}$ expires)
4. Wait until DRDY is high (it may already be high again)
5. Send next command or a null byte $0 \times 00$ to QT

The time it takes for DRDY to go high again after a command depends on the command. Following is a list of commands and the time required to process them and then raise DRDY:

0x0E Eeprom CRC
$0 \times 01$ Load Setups
All other commands:
$\leq 25 \mathrm{~ms}$
$\leq 25 \mathrm{~ms}$
$\leq 2 \mathrm{~ms}$ between bytes;
$\leq 40 \mu \mathrm{~s}$ after CRC byte is sent

## Other DRDY specs:

Min time DRDY is low:
$1 \mu \mathrm{~s}$
Min time DRDY is low
after reset: 1 ms

### 3.2 SPI Communications

SPI communications operates in slave mode only, and obeys DRDY control signaling. The clocking is as follows:

| Clock idle: | High |
| :--- | :--- |
| Clock shift out edge: | Falling |
| Clock data in edge: | Rising |
| Max clock rate: | 1.5 MHz |

SPI mode requires 5 signals to operate:
MOSI - Master out / Slave in data pin; used as an input for data from the host (master). This pin should be connected to the MOSI (DO) pin of the host device.

MISO - Master in / Slave out data pin; used as an output for data to the host. This pin should be connected to the MISO

Figure 3-1 Basic SPI Connections


Figure 3-2 Filtered SPI Connections


Recommended Values of Ra\& Ca

| SPI Clock Rate | Ra | Ca |
| :---: | :---: | :---: |
| 1.5 MHz | 680 | 100 pF |
| 400 kHz | 1,000 | 270 pF |
| 100 kHz | 2,200 | 470 pF |
| 50 kHz | 2,200 | 1 nF |

(DI) pin of the host. MISO floats when /SS is high to allow multi-drop communications along with other slave parts.

SCK - SPI clock - input only clock from host. The host must shift out data on the falling SCK edge; the QT60xx8 clocks data in on the rising edge. The QT60xx8 likewise shifts data out on the falling edge of SCK back to the host so that the host can shift the data in on the rising edge. Important: SCK must idle high; it should never float.

ISS - Slave select - input only; acts as a framing signal to the sensor from the host. /SS must be low before and during reception of data from the host. It must not go high again until the SCK line has returned high; /SS must idle high. This pin includes an internal pull-up resistor of $20 \mathrm{~K} \sim 50 \mathrm{~K}$. When /SS is high, MISO floats.
DRDY - Data Ready - active-high - indicates to the host that the QT is ready to send or receive data. This pin idles high. This pin includes an internal pull-up resistor of $20 \mathrm{~K} \sim 50 \mathrm{~K}$. In SPI mode this pin is an output only (i.e. open drain with internal pull-up).
The MISO pin on the QT floats in 3-state mode between bytes when /SS is high. This facilitates multiple devices on one SPI bus.

Null Bytes: When the QT responds to a command with one or more response bytes, the host should issue a null commands ( $0 \times 00$ ) to get the response bytes back. The host should not send new commands until all the responses are accepted back from the QT from the prior command via nulls.
New commands attempted during intermediate byte transfers are ignored.
SPI Line Noise: In some designs it is necessary to run SPI lines over ribbon cable across a lengthy distance on a PCB. This can introduce ringing, ground bounce, and other noise problems which can introduce false SPI clocking or false data. Simple RC networks and slower data rates as shown in Figure 3-2 are helpful to resolve these issues.
CRC checks have been added to critical commands in order to detect transmission errors to a high level of certainty.

### 3.3 Command Error Handling

If an unrecognized command is received, the device will release DRDY high and the communications error flag will be set in the General Status byte (see Section 4.5).

## 4 Control Commands

Refer to Table 4.2, page 16 for further details.
The devices feature a set of commands which are used for control and status reporting. The host device has to send the command to the QT60xx8 and await a response.
SPI mode: While waiting the host should delay for $40 \mu \mathrm{~s}$ from the end of the command, then start to check if DRDY is or goes high. If it is high, then the host master can clock out the resulting byte(s).
Command timeouts: Where a command involves multi-byte transfers in either direction, each byte must be transmitted within 100 ms of the prior byte or the command will timeout. No error is reported for this condition; the command simply ceases.

Word return byte order: Where a word or long word is returned ( 16 or 24 bit number or bit pattern) the low order byte is sent or received first.

### 4.1 Null Command - $0 \times 00$

Used to shift back data from the QT. Since the host device is always the master in SPI mode, and data is clocked in both directions, the Null command is required frequently to act as a placeholder where the desire is to only get data back from the QT, not to send a command.
In SPI communications, when the QT60xx8 responds to a command with one or more response bytes, the host can issue a new command instead of a null on the last byte shift operation.
New commands during intermediate byte shift-out operations are ignored, and null bytes should always be used.

Figure 3-3 SPI Slave-Only Mode Timing



QUANTUM

### 4.2 Enter Setups Mode - 0x01

This command is used to initiate the Setups block transfer from Host to QT

The command must be repeated $2 x$ within 100 ms or the command will fail; the repeating command must be sequential without any intervening command. After the 2nd 0x01 from the host, the QT will stop scanning keys and reply with the character 0xFE. In SPI mode this character must be shifted out by sending a null ( $0 \times 00$ ) from the host. This command suspends normal sensing starting from the receipt of the second $0 \times 01$. A failure of the command will cause a timeout.

Each byte in the block must arrive at the QT no later than 100 ms after the previous one or a timeout will occur.

Any timeout will cause the device to cancel the block load and go back to normal operation.
If no response comes back, the command was not received and the device should preferably be reset from the host by hardware reset just in case there are any other problems.

If $0 x F E$ is received by the host, then the host should begin to transmit the block of Setups to the QT. DRDY handshakes the data. The delay between bytes can be as short as $10 \mu \mathrm{~s}$ but the host can make it longer than this if required, but no more than 100 ms . The last byte the host should send is the CRC for the block of data only, ie the command itself should not be folded into the CRC.
After the block transfer the QT will check the CRC and respond with $0 \times 00$ if there was an error. Regardless, it will program the internal eeprom. If the CRC was correct it will reply with a second 0xFE after the eeprom was programmed.
At the end of the full block load sequence, the device restarts sensing without recalibration. It is highly recommended that the part be reset after a block load to allow the part to properly initialize itself, clear any setup flags, using the reset command or the reset pin.

### 4.3 Cal All - $0 \times 03$

This command must be repeated $2 x$ within 100 ms or the command will fail; the repeating command must be sequential without any intervening command.
After the $2 \mathrm{nd} 0 \times 03$ from the host, the QT will reply with the character 0xFC. Shortly thereafter the device will recalibrate all keys and restart operation.

If no 0xFC comes back, the command was not properly received and the device should preferably be reset.

The host can monitor the progress of the recalibration by checking the status byte, using command $0 \times 05$.
A key will show an error flag (via command $0 \times 8 \mathrm{k}$ ) indicating the key has failed calibration if its signal is too noisy or if its signal is below the low signal threshold. A key is deemed too noisy if, at the end of calibration, the signal is no longer between its computed negative hysteresis level and positive thresholds.

### 4.4 Force Reset - $0 \times 04$

The command must be repeated $2 x$ within 100 ms or the command will fail; the repeating command must be sequential without any intervening command. After the 2nd 0x04, the QT will reply with the character 0xFB just prior to executing the reset operation.

The host can monitor the progress of the reset by checking the status byte for recalibration, using command $0 \times 05$. The complete reset sequence is as follows:

1. Reset command received by QT
2. Response byte ( $0 x F B$ ) recovered by host
3. DRDY floats high
4. 20 ms elapses until device completes reset
5. DRDY clamped low
6. 4 ms or 22 ms elapses - (see Section 2.12)
7. DRDY floats high again - device reset has completed

If the host does not recover the response byte in step 2 , the QT device will self-reset within 2 seconds.

### 4.5 General Status - 0x05

This command returns the general status bits. They are as follows:

| BIT | Description |
| :---: | :--- |
| 7 | Reserved |
| 6 | $1=$ communications error |
| 5 | $1=$ FMEA failure detected |
| 4 | Reserved |
| 3 | $1=$ mains sync error |
| 2 | $1=$ calibration has failed on an <br> enabled key or, an LSL failure |
| 1 | $1=$ any key in calibration |
| 0 | $1=$ any key in detect |

## Notes:

## Bit 7: Reserved

Bit 6: Set if a communications failure, such as an unrecognized command. This bit can be reset by sending command $0 \times 0 f$ ("last command command") repeatedly until a response of 0xf0 is received.

Bit 5: Set if an FMEA error was detected during operation. See Section 2.16. A further amplification of what the FMEA error consisted of is described in Section 4.9.

## Bit 4: Reserved

Bit 3: Set if there was a mains sync error, for example there was no Sync signal detected within the allotted 100 ms amount of time. See Section 5.10. This condition is not necessarily fatal to operation, however the device will operate very slowly and may suffer from noise problems if the sync feature was required for noise reasons.

Bit 2: Reports either a cal failure (failed in 5 sequential attempts) on any enabled key or, that an enabled key has a very low signal reference value, lower than the user-settable LSL value (Section 5.12). Disabled keys do not cause this bit 2 error flag to be set even if they generate an error flag in the 0x8k response.
Bit 1: Set if any key is in the process of calibrating.
Bit 0: Set if any key is in detection (touched).
A CRC byte is appended to the response to the $0 \times 05$ command; this CRC folds in the command value $0 \times 05$ itself initially.

### 4.6 Report 1st Key - $0 \times 06$

Reports the first or only key to be touched, plus indicates if there are yet other keys that are also touched.

The return bits are as follows:

| BIT | Description |
| :---: | :--- |
| 7 | $1=$ more than 1 key is active |
| 6 | $1=$ any error condition is present |
| 5 | Unused |
| 4 | Key bit 4 |
| 3 | Key bit 3 |
| 2 | Key bit 2 |
| 1 | Key bit 1 |
| 0 | Key bit 0 |

Bits $4 . .0$ encode for the first detected key in range $0 . .23$. If no keys are active, these 5 bits are all 1's ( $0 \times 1 \mathrm{~F}, 31$ decimal when bits 5, 6, 7 are masked off). Disabled keys do not report as active and do not generate an error flag in bit 6, even if they are reporting an error via command $0 \times 8 \mathrm{k}$.

If 2 or more keys in detection, bit 7 is set and the host should interrogate the part via the $0 \times 07$ command to read out all the key detections. This one command should be the dominant interrogation command in the host interface; further commands can be issued if the response to $0 \times 06$ warrants it.
A CRC byte is appended to the response; this CRC folds in the command $0 \times 06$ itself initially.

### 4.7 Report Detections for All Keys - 0x07

Returns three bytes which indicate all keys in detection if any, as a bitfield; active keys report as 1's.. Key 0 reports in bit 0 of the first byte returned; key 23 is reported in bit 7 of the last byte returned. See Table 4.1 and Table 5.2. Disabled keys report as inactive (0).

A CRC byte is appended to the response; this CRC folds in the command $0 \times 07$ itself initially.

Table 4.1 Bits for key reporting and numbering

| Key \# |  | Bit Number ( X line \#) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Byte Number Returned (Y line \#) | 0 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|  | 1 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|  | 2 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |

### 4.8 Report Error Flags for All Keys - 0x0b

Returns three bytes which show error flags as a bitfield for all keys. Key 0 reports in bit 0 of the first byte returned; key 23 is reported in bit 7 of the last byte returned. See Table 4.1 and Table 5.2.

A key that is in calibration also is reported as an error in the response. The error flag is self-cleared once the key successfully exits from calibration.

Important note: These error bits exclude FMEA error flags.
A CRC byte is appended to the response; this CRC folds in the command $0 \times 0 \mathrm{~b}$ itself initially.

### 4.9 Report FMEA Status - 0x0c

Returns one byte which shows the FMEA error status of the $X$ and/or Y matrix scan lines. If an X line is in error, the corresponding bit (below) is set. If a Y line has an FMEA error, the entire field is set to ones (0xFF).

Due to the physics of matrix wiring, a fault on any Y line will cause faults to be reported on all X lines as well. It is not possible to separate out these faults for reporting purposes.

| $\mathbf{b 7}$ | $\mathbf{b 6}$ | $\mathbf{b 5}$ | $\mathbf{b 4}$ | $\mathbf{b 3}$ | $\mathbf{b 2}$ | $\mathbf{b 1}$ | $\mathbf{b 0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| X 7 | X 6 | X 5 | X 4 | X 3 | X 2 | X 1 | X 0 |

A CRC byte is appended to the response; this CRC folds in the command $0 \times 0 \mathrm{C}$ itself initially.

Sometimes, FMEA errors can occur intermittently, for example due to momentary power fluctuations. It is advisable to confirm a true FMEA fault condition by making sure the error flags persist for a several seconds.

For more information see Section 2.16.

### 4.10 Dump Setups Block - 0x0d

This command causes the device to dump the entire internal Setups block back to the host.

If the transfer is not paced faster than 100 ms per byte the transfer will be aborted and the device will time out. This can happen if the host is also controlling DRDY.
During the transfer, sensing is halted. Sensing is resumed after the command has finished.
An 8-bit CRC is appended to the response; this CRC is the same as the Setups table CRC.

### 4.11 Eeprom CRC - 0x0e

This command returns the 8-bit CRC byte calculated from the eeprom contents. The CRC sent back is the same CRC that is appended to the end of the Setups block.

This command requires substantial amounts of time to process and return a result; it is not recommended to use this command except perhaps on startup or very infrequently.

No CRC is appended to the response.

### 4.12 Return Last Command - 0x0f

This command returns the last received command character, in 1 's complement (inverted). If the command is repeated twice or more, it will return the inversion of $0 \times 0 \mathrm{f}, 0 \mathrm{xf0}$.

If a prior command was not valid or was corrupted, it will return the bad command as well. This command also will reset the communications error flag (Section 4.5).
No CRC is appended to the response.

### 4.13 Internal Code - 0x10

This command returns a 1-byte internal code.
A CRC byte is appended to the response; this CRC folds in the command $0 \times 10$ itself initially.

### 4.14 Internal Code - 0x12

This command returns an internal code byte of the part for factory diagnostic purposes. A response might take as long as 500ms.

No CRC is appended to the response.

### 4.15 Data Set for One Key - 0x4k

Returns the data set for key $k$, where $k=\{0 . .23\}$ encoded into the low nibble of this command. This command returns 5 bytes, in the sequence:

Signal (2 bytes)
Reference (2 bytes)
Normal Detect Integrator (1 byte)
Signal and Reference are returned LSByte first. No CRC is appended.
Keys that are disabled report ' 0 ' for both signal and reference.

### 4.16 Status for Key ' $\mathbf{k}$ ' - 0x8k

Returns a bitfield for key ' k ' where k is from $\{0 . .23\}$. The bitfield indicates as follows:

| BIT | Description |
| :---: | :--- |
| 7 | $1=$ reserved |
| 6 | $1=$ reserved |
| 5 | $1=$ reserved |
| 4 | $1=$ key is enabled |
| 3 | $1=$ key is in detect |
| 2 | $1=$ signal ref $~<~ L S L ~(l o w ~ s i g n a l ~ e r r o r) ~$ |
| 1 | $1=$ this key in cal |
| 0 | $1=$ cal on this key failed 5 times |

Bit 2 - LSL notes: See page 21.
A CRC byte is appended to the response; this CRC folds in the command $0 \times 8 \mathrm{k}$ itself initially.

Disabled Keys: A disabled key never reports as being in detect, but always reports an LSL error (if LSL $>0$ ). An LSL error flag generated for this reason is not reflected elsewhere, for example via the $0 \times 05$ or $0 \times 06$ commands. An LSL error on an enabled key is however reflected in the $0 \times 05$ and $0 \times 06$ commands.

A disabled key also reports back with bit 0 high (failed Cal). A Cal error flag generated for this reason is not reflected elsewhere, for example via the $0 \times 05$ or $0 \times 06$ commands. A Cal error on an enabled key is however reflected in the $0 \times 05$ and $0 \times 06$ commands.

Just after reset or after a CAL command (commands 0x03 or $0 x C k$ ), a disabled key will report back as being in calibration for only one matrix scan cycle, then will report as having failed cal.
See also Section 2.2.

### 4.17 Cal Key 'k' - 0xck

This command must be repeated $2 x$ within 100 ms or the command will fail; the repeating command must be sequential without any intervening command.

This command functions the same as $0 \times 03$ CAL command except this command only affects one key ' $k$ ' where ' $k$ ' is from 0 to 23 .
The chosen key ' k ' is recalibrated in its native timeslot; normal running of the part is not interrupted and all other keys operate correctly throughout. This command is for use only during normal operation to try to recover a single key that has failed or is not calibrated correctly.

Returns the 1 's compliment of 0xck just before the key is recalibrated.

### 4.18 Command Sequencing

To interface the device with a host, the flow diagram of Figure $4-1$, page 15 , is suggested. The actual settings of the Setups block used should normally just be the default settings except where changes are specifically required, such as for sensiti vity, timing, or AKS changes.
The circles in this drawing are communications interchanges between host and sensor. The rectangles are internal host states or processing events. If any communications exchange fails, either the device will fail to respond within the allotted time, or the response CRC will be incorrect, or the response will be out of context (the response is clearly not for the intended command). In these cases the host should just repeat the command.

The control flow will spend $99 \%$ of its time alternating between the two states within the dashed rectangle. If a key is detected, the control flow will enter 'Key Detection Processing'.

Stuck Key Detection processing ( $0 x C k$ ) is optional, since the device contains the max on-duration timeout function and can therefore recalibrate the stuck key automatically. However, the host can recalibrate stuck keys with greater flexibility if the recalibration timeouts are set to infinite and the host recalibrates them under specific conditions.
Error handling takes place whenever an error flag is detected, or the device stops communicating (not shown). The error handling procedure is up to the designer, however normally this would entail shutting down the product if the error is serious enough (for example, a key that will not calibrate, or a FMEA class error).
An eeprom CRC error report is serious, and requires that the host reload the Setups table into the device and thereafter issue a reset command or hardware reset.

The 'Last Command' command can be used at any time to clear comms error flags and to resynchronize failed communications, for example due to timing errors etc.

Figure 4-1 Suggested Communications Flow

Table 4.2 Command Summary

| Hex | Name | Description | \#/Cmd | \# Rtnd | Rtn range | CRC | Notes | Page |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0x00 | Null command | Used to get data back in SPI mode | 1 | 1 | 0..0xFF | - | Flushes pending data from QT; one required to extract each response byte. | 11 |
| 0x01 | Enter Setups mode | Enter Setups, stop sensing; followed by block load of binary Setups of length ' $n \mathrm{n}$ '. Command must be repeated $2 x$ consecutively without any intervening command in 100 ms to execute. Sensing auto-restarts, however, the device should be reset after the block load to ensure all new setups will take effect. | $\begin{gathered} 2 \\ +100 \\ +1 \end{gathered}$ | 2 | $\begin{gathered} 0 \times F E \\ +0 \times F E \\ 0 R \\ 0 \times F E \\ +0 \times 00(\mathrm{err}) \end{gathered}$ | - | First 0xFE issued when ready to get data, second 0xFE issued when all loaded and burned; else timeout. <br> If 2 commands not received in 100 ms , times out and no response is issued. Part will timeout if each byte not received within 100 ms of previous byte. <br> If CRC failure, returns $0 \times 00$ instead of $0 \times F E$ <br> Data block length is $100+1$ (added +1 byte is CRC-8). LSL should be sent low byte first. A CRC of $0 \times 00$ is also acceptable in which case the CRC is not checked. <br> The internal EEPROM will be programmed regardless of CRC health. | 12 |
| 0x03 | CAL all | Force device to recalibrate all keys; re-enters RUN mode afterwards automatically; $0 \times 03$ must be repeated $2 x$ consecutively without any intervening command in 100 ms to execute | 2 | 1 | 0xFC | - | Returns 1's complement of command to acknowledge emd once the cal has been initiated. <br> If 2 commands not received in 100 ms , times out and no response is issued. | 12 |
| 0x04 | Force reset | Force device to reset. Command must be repeated $2 x$ consecutively without any intervening command in 100 ms to execute | 2 | 1 | 0xFB | - | Returns 1's complement of command to acknowledge command prior to reset. If 2 commands not received in 100 ms , times out and no response is issued. | 12 |
| 0x05 | General status | Get general part status. | 1 | 2 | 0..0xFF | Yes | Bit 7: reserved <br> Bit 6: $1=$ comms error: unrecognized command received <br> This bit can be reset by the $0 \times 0 \mathrm{Fcmmd}$ <br> Bit 5: 1= FMEA failure <br> Bit 4: 1 = Reserved <br> Bit 3: 1= line sync failure <br> Bit 2: 1= cal failed 5 times on an enabled key, or, an enabled key has <br> a low reference (Ref < LSL) <br> Bit 1: $1=$ any key in calibration <br> Bit 0: $1=$ any key is in detect <br> 2nd return byte is CRC-8 of cmmd + return data | 12 |
| 0x06 | Report 1st key | Get indication of first touched key + others | 1 | 2 | 0..0xFF | Yes | Bit 7: $1=$ indicates 2 or more touches if set. <br> Bit 6: $1=$ any of the following conditions prevail: calibrating, key(s) failed cal 5 times, sync fail, comms error, FMEA failure. <br> Bit 5: Unused <br> Bits 4..0: indicates key number (0..23) of first key touched; reads $0 \times 1 \mathrm{~F}$ (31 decimal) if no touch. <br> 2nd return byte is CRC-8 of cmmd + return data | 13 |
| 0x07 | Report all keys | Sends back all key detect status bits (bitfield) | 1 | 4 | $\begin{aligned} & \hline 0 . .0 x F F \\ & 3 \text { bytes } \end{aligned}$ | Yes | 4th return byte is CRC-8 of cmmd + return data | 13 |
| 0x0B | Error flags for all | Error bit fields | 1 | 4 | $\begin{aligned} & \hline 0 . .0 x F F \\ & 3 \text { bytes } \end{aligned}$ | Yes | 4th return byte is CRC-8 of cmmd + return data | 13 |
| 0x0C | FMEA status | FMEA bitfield on X, Y lines | 1 | 2 | 0..0xFF | Yes | 2nd return byte is CRC-8 of cmmd + return data | 13 |

## \% QUANTUM

| Hex | Name | Description | \#/Cmd | \# Rtnd | Rtn range | CRC | Notes | Page |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0x0D | Dump Setups | Returns Setups block area followed by CRC. Scanning is halted and then auto-restarted after the cmd has completed. | 1 | 100 | $\begin{gathered} \text { 0..0xFF } \\ \text { Each byte } \end{gathered}$ | Yes | 100 block data bytes +1 CRC byte returned. | 13 |
| 0x0E | Eeprom CRC | Get eeprom CRC | 1 | 1 | 0..0xFF | Yes | CRC-8 only on Setups array section of eeprom This CRC is the same as the CRC at the end of Setups block load. | 13 |
| 0x0F | Return last cmmd | Returns last command received | 1 | 1 | 0..0xFF | - | Returns 1 's compliment of last command even if bad. Resets the communications error flag. | 13 |
| 0x4k | Data for 1 key | Get signal, ref, Norm DI for key k \{0..23\} Signal: 2 bytes; Ref: 2 bytes; Norm DI: 1 byte | 1 | 5 | 0..0xFF <br> Each byte | - | Diagnostic use only, not to be relied upon (no CRC). Signal and ref are Tx as 2 bytes, LSB first. | 14 |
| 0x8k | Status for key 'k' | Get status byte for key ' k ' $\{0 . .23\}$ | 1 | 2 | 0..0xFF | Yes | Bits 7..5: reserved <br> Bit 4: $1=$ key is enabled <br> Bit 3: $1=$ key is in detect <br> Bit 2: 1= (Ref < LSL), even on a disabled key <br> Bit 1: 1= key is in calibration <br> Bit 0 : $1=$ calibration of this key failed 5 times <br> Second return byte is CRC of cmmd + return data | 14 |
| 0xCk | CAL key 'k' | Force calibration of key \#k where $\mathrm{k}=0 . .23$. Command must be repeated $2 x$ consecutively without any intervening command in 100 ms to execute | 2 | 1 | $\sim 0 x C k$ | - | Used in Run mode. Normal sensing of other keys not affected. CAL of ' $k$ ' only takes place in the key's normal timeslot. Returns the ones compliment of the cmd char, once the cal is scheduled. | 14 |

## 5 Setups

The devices calibrate and process all signals using a number of algorithms specifically designed to provide for high survivability in the face of adverse environmental challenges. They provide a large number of processing options which can be user-selected to implement very flexible, robust keypanel solutions.

User-defined Setups are employed to alter these algorithms to suit each application. These setups are loaded into the device in a block load over the serial interface. The Setups are stored in an onboard eeprom array. After a setups block load, the device should be reset to allow the new Setups parameters to take effect. This reset can be either a hardware or software reset.
Refer to Table 5.1, page 22 for a table of all Setups.
Block length issues: The setups block is 100 bytes long to accommodate 24 keys. This can be a burden on smaller host controllers with limited memory. In larger quantities the devices can be procured with the setups block preprogrammed from Quantum. If the application only requires a small number of keys (such as 16) then the setups table can be compressed in the host by filling large stretches of the Setups area with nulls.
Many setups employ lookup-table value translation. The Setups Block Summary on page 23 shows all translation values.

Default Values shown are factory defaults.

### 5.1 Negative Threshold - NTHR

The negative threshold value is established relative to a key's signal reference value. The threshold is used to determine key touch when crossed by a negative-going signal swing after having been filtered by the detection integrator. Larger absolute values of threshold desensitize keys since the signal must travel farther in order to cross the threshold level. Conversely, lower thresholds make keys more sensitive.

As Cx and Cs drift, the reference point drift-compensates for these changes at a user-settable rate; the threshold level is recomputed whenever the reference point moves, and thus it also is drift compensated.

The amount of NTHR required depends on the amount of signal swing that occurs when a key is touched. Thicker panels or smaller key geometries reduce 'key gain', ie signal swing from touch, thus requiring smaller NTHR values to detect touch.

The negative threshold is programmed on a per-key basis using the Setup process. See table, page 23.

Negative hysteresis: NHYST is fixed at $12.5 \%$ of the negative threshold value and cannot be altered.

## Typical values: <br> 3 to 8

( 7 to 12 counts of threshold; 4 is internally added to NTHR to generate the threshold).
Default value:
6
(10 counts of threshold)


However, an obstruction over the sense pad, for which the sensor has already made full allowance for, could suddenly be removed leaving the sensor with an artificially suppressed reference level and thus become insensitive to touch. In this latter case, the sensor should compensate for the object's removal by raising the reference level relatively quickly.

Drift compensation and the detection time-outs work together to provide for robust, adaptive sensing. The time-outs provide abrupt changes in reference calibration depending on the duration of the signal 'event'.

## NDRIFT Typical values: $\quad 9$ to 11

(2 to 3.3 seconds per count of drift compensation)

## NDRIFT Default value: <br> 10

( $2.5 \mathrm{~s} /$ count of drift compensation)
PDRIFT Fixed value: 0.4 secs
Note: This value cannot be altered and does not appear in the Setups block.

### 5.4 Detect Integrators - NDIL, FDIL

NDIL is used to enable or disable keys and to provide signal filtering. To enable a key, its NDIL parameter should be non-zero (ie NDIL=0 disables a key). See Section 2.2.
To suppress false detections caused by spurious events like electrical noise, the device incorporates a 'detection integrator' or DI counter mechanism that acts to confirm a detection by consensus (all detections in sequence must agree). The DI mechanism counts sequential detections of a key that appears to be touched, after each burst for the key. For a key to be declared touched, the DI mechanism must count to completion without even one detection failure.
The DI mechanism uses two counters. The first is the 'fast DI' counter FDIL. When a key's signal is first noted to be below the negative threshold, the key enters 'fast burst' mode. In this mode the burst is rapidly repeated for up to the specified limit count of the fast DI counter. Each key has its own counter and its own specified fast-DI limit (FDIL), which can range from 1 to 15 . When fast-burst is entered the QT device locks onto the key and repeats the acquire burst until the fast-DI counter reaches FDIL, or, the detection fails beforehand. After this the device resumes normal keyscanning and goes on to the next key.
The 'Normal DI' counter counts the number of times the fast-DI counter reached its FDIL value. The Normal DI counter can only increment once per complete scan of all keys. Only when the Normal DI counter reaches NDIL does the key become formally 'active'.
The net effect of this is that the sensor can rapidly lock onto and confirm a detection with many confirmations, while still scanning other keys. The ratio of 'fast' to 'normal' counts is completely user-settable via the Setups process. The total number of required confirmations is equal to FDIL times NDIL.
If FDIL $=5$ and NDIL $=2$, the total detection confirmations required is 10 , even though the device only scanned through all keys only twice.
The DI is extremely effective at reducing false detections at the expense of slower reaction times. In some applications a slow reaction time is desirable; the DI can be used to intentionally slow down touch response in order to require the user to touch longer to operate the key.
If FDIL = 1, the device functions conventionally; each channel acquires only once in rotation, and the normal detect
integrator counter (NDIL) operates to confirm a detection. Fast-DI is in essence not operational.

If FDIL $\geq 2$, then the fast-DI counter also operates in addition to the NDIL counter.
If Signal $\leq$ NThr: The fast-DI counter is incremented towards FDIL due to touch.
If Signal >NThr then the fast-DI counter is cleared due to lack of touch.
Disabling a key: If NDIL $=0$, the key becomes disabled. Keys disabled in this way are pared from the burst sequence in order to improve sampling rates and thus response time. See Section 2.2, page 3.
NDIL Typical values:
2, 3
NDIL Default value:
2
FDIL Typical values: $\quad 4$ to 6
FDIL Default value:
5

### 5.5 Negative Recal Delay - NRD

If an object unintentionally contacts a key resulting in a detection for a prolonged interval it is usually desirable to recalibrate the key in order to restore its function, perhaps after a time delay of some seconds.
The Negative Recal Delay timer monitors such detections; if a detection event exceeds the timer's setting, the key will be automatically recalibrated. After a recalibration has taken place, the affected key will once again function normally even if it is still being contacted by the foreign object. This feature is set on a per-key basis using the NRD setup parameter.
NRD can be disabled by setting it to zero (infinite timeout) in which case the key will never auto-recalibrate during a continuous detection (but the host could still command it).
NRD is set using one byte per key, which can range in value from $0 . .254$. NRD above 0 is expressed in 0.5 s increments. Thus if NRD $=120$, the timeout value will actually be 60 seconds. 255 is not a legal number to use.

| NRD Typical values: | 20 to $60(10$ to 30 seconds) |
| :--- | :--- |
| NRD Default value: | $20(10$ seconds) |
| NRD Range: | $0 . .254(\infty, 0.5 . .127 \mathrm{~s})$ |

### 5.6 Positive Recalibration Delay - PRD

A recalibration occurs automatically if the signal swings more positive than the positive threshold level. This condition can occur if there is positive drift but insufficient positive drift compensation, or, if the reference moved negative due to a NRD auto-recalibration, and thereafter the signal rapidly returned to normal (positive excursion).
As an example of the latter, if a foreign object or a finger contacts a key for period longer than the Negative Recal Delay (NRD), the key is by recalibrated to a new lower reference level. Then, when the condition causing the negative swing ceases to exist (e.g. the object is removed) the signal suddenly swings positive to its normal reference.
It is almost always desirable in these cases to cause the key to recalibrate quickly so as to restore normal touch operation. The time required to do this is governed by PRD. In order for this to work, the signal must rise through the positive threshold level PTHR continuously for the PRD period.

After the PRD interval has expired and the auto- recalibration has taken place, the affected key will once again function normally. PRD is fixed at 1 second for all keys, and cannot be altered.

### 5.7 Burst Length - BL

The signal gain for each key is controlled by circuit parameters as well as the burst length.

The burst length is simply the number of times the charge-transfer ('QT') process is performed on a given key. Each QT process is simply the pulsing of an X line once, with a corresponding $Y$ line enabled to capture the resulting charge passed through the key's capacitance Cx .
QT60xx8 devices use a fixed number of QT cycles which are executed in burst mode. There can be up to 64 QT cycles in a burst, in accordance with the list of permitted values shown in Table 5.3.

Increasing burst length directly affects key sensitivity. This occurs because the accumulation of charge in the charge integrator is directly linked to the burst length. The burst length of each key can be set individually, allowing for direct digital control over the signal gains of each key individually.

Apparent touch sensitivity is also controlled by the Negative Threshold level (NTHR). Burst length and NTHR interact; normally burst lengths should be kept as short as possible to limit RF emissions, but NTHR should be kept above 6 to reduce false detections due to external noise. The detection integrator mechanism also helps to prevent false detections.

```
BL Typical values: 2, 3 (48,64 pulses / burst)
BL Default value: }2\mathrm{ (48 pulses / burst)
BL possible values: 16,32,48,64
```


### 5.8 Adjacent Key Suppression - AKS

These devices incorporate adjacent key suppression ('AKS' patent pending) that can be selected on a per-key basis. AKS permits the suppression of multiple key presses based on relative signal strength. This feature assists in solving the problem of surface moisture which can bridge a key touch to an adjacent key, causing multiple key presses. This feature is also useful for panels with tightly spaced keys, where a fingertip might inadvertently activate an adjacent key.
AKS works for keys that are AKS-enabled anywhere in the matrix and is not restricted to physically adjacent keys; the device has no knowledge of which keys are actually physically adjacent. When enabled for a key, adjacent key suppression causes detections on that key to be suppressed if any other AKS-enabled key in the panel has a more negative signal deviation from its reference.

This feature does not account for varying key gains (burst length) but ignores the actual negative detection threshold setting for the key. If AKS-enabled keys in a panel have different sizes, it may be necessary to reduce the gains of larger keys relative to smaller ones to equalize the effects of AKS. The signal threshold of the larger keys can be altered to compensate for this without causing problems with key suppression.

Adjacent key suppression works to augment the natural moisture suppression of narrow gated transfer switches creating a more robust sensing method.
AKS Default value:
0 (Off)

### 5.9 Oscilloscope Sync - SSYNC

Pin 11 (S_Sync) can output a positive pulse oscilloscope sync that brackets the burst of a selected key. More than one burst can output a sync pulse as determined by the Setups parameter SSYNC for each key.

The SSYNC function does not become effective until the part has been reset, or the desired key(s) are recalibrated.

This feature is invaluable for diagnostics; without it, observing signals clearly on an oscilloscope for a particular burst is very difficult.
This function is supported in Quantum's QmBtn PC software.

## SSYNC Default value: <br> 0 (Off)

### 5.10 Mains Sync - MSYNC

The MSync feature uses the SYNC pin.
External fields can cause interference leading to false detections or sensitivity shifts. Most fields come from AC power sources. RFI noise sources are heavily suppressed by the low impedance nature of the QT circuitry itself.
Noise such as from 50 Hz or 60 Hz fields becomes a problem if it is uncorrelated with acquisition signal sampling; uncorrelated noise can cause aliasing effects in the key signals. To suppress this problem the SYNC input allows bursts to synchronize to the noise source.

The noise sync operating mode is set by parameter MSYNC in Setups.

The sync occurs only at the burst for the lowest numbered enabled key in the matrix; the device waits for the sync signal for up to 100 ms after the end of a preceding full matrix scan, then when a negative sync edge is received, the matrix is scanned in its entirety again.

The sync signal drive should be a buffered logic signal, but never a raw AC signal from the mains; slow or erratic edges on MSYNC can cause the device to sync on the wrong edge, or both edges. The device should only sync to the falling edge.
Since Noise sync is highly effective and inexpensive to implement, it is strongly advised to take advantage of it anywhere there is a possibility of encountering low frequency (i.e. $50 / 60 \mathrm{~Hz}$ ) electric fields. Quantum's QmBtn software can show such noise effects on signals, and will hence assist in determining the need to make use of this feature.
If the sync feature is enabled but no sync signal exists, the sensor will continue to operate but with a delay of 100 ms from the end of one scan to the start of the next, and hence will have a slow response time. A failed Sync signal (one exceeding a 100 ms period) will cause an error flag (see commands 0x05, 0x06).
MSYNC Default value:
0 (Off)
MSYNC Possible range:
0, 1 (Off, On)

### 5.11 Burst Spacing - BS

The interval of time from the start of one burst to the start of the next is known as the burst spacing. This is an alterable parameter which affects all keys. The burst spacing can be viewed as a scheduled timeslot in which a burst occurs. This approach results in an orderly and predictable sequencing of key scanning with predictable response times.

Shorter spacings result in a faster response time to touch; longer spacings permit higher burst lengths and longer conversion times but slow down response time.

```
BS Default value:
1 ( \(500 \mu \mathrm{~s}\) )
BS Possible range: \(1 . .11\) ( \(500 \mu \mathrm{~s}\).. 3 ms )
```


### 5.12 Lower Signal Limit - LSL

This Setup determines the lowest acceptable value of signal level for all keys. If any key's reference level falls below this value, the device declares an error condition in the status bits.
Testing is required to ensure that there are adequate margins in this determination. Key size, shape, panel
material, and burst length all factor into the detected signal levels.

This parameter occupies 2 bytes of the setups table. The low order byte should be sent first.

## LSL Default value: 100

LSL Possible range: $0 . .2047$

### 5.13 Host CRC - HCRC

The setups block terminates with a 8 -bit CRC, HCRC, of the entire block. The formulae for calculating this CRC is shown in Section 7.
Table 5.1 Setups Block
Setups data is sent from the host to the QT in a block of hex data. The block can only be loaded in Setups mode following two se quential 0x01 commands (page 12 ). All devices this datasheet pertain to have the same block length. Refer also to Table 5.3 , page 23 for further details, and all of Section 5 .

| Item \# | Byte | Parameter | Symbol | Bytes | Valid range | Bits | Key Scope | Default Value | Description | Page |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 0 | Neg thresh Neg Drift Comp | NTHR NDRIFT | 24 | $\begin{gathered} \text { NTHR }=0 . .15 \\ \text { NDRIFT }=0 . .15 \end{gathered}$ | $\begin{aligned} & 4 \\ & 4 \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \end{aligned}$ | $\begin{gathered} \hline 6 \\ 10 \end{gathered}$ | Lower nibble = Neg Threshold - take operand and add 4 to get value Upper nibble = Neg Drift comp - Via LUT | $\begin{aligned} & 18 \\ & 18 \end{aligned}$ |
| 2 | 24 | Normal DI Limit Fast DI Limit | NDIL FDIL | 24 | $\begin{aligned} & \text { NDIL }=0 . .15 \\ & \text { FDIL }=0 . .15 \end{aligned}$ | $\begin{aligned} & 4 \\ & 4 \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 2 \\ & 5 \end{aligned}$ | Lower nibble $=$ Normal DI Limit, values same as operand ( $0=$ disables key) <br> Upper nibble $=$ Fast DI Limit, values same as operand ( 0 does not work) | 19 |
| 3 | 48 | Neg recal delay | NRD | 24 | 0.. 254 | 8 | 1 | 20 | Range is in 0.5 sec increments; $0=$ infinite; default $=10 \mathrm{~s}$ (operand $=20$ ) Range is $\{$ infinite, $0.5 \ldots 127 \mathrm{~s}$ \}; 255 is illegal to use | 19 |
| 4 | 72 | Burst Length AKS <br> Scope Sync |  | 24 | $\begin{gathered} \text { BL }=0,1,2,3 \\ \text { AKS }=0,1 \\ \text { SSYNC }=0,1 \end{gathered}$ | $\begin{aligned} & 2 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 2 \\ & 0 \\ & 0 \end{aligned}$ | Bits 5, 4: = BL, via LUT, default = 48 (setting =2) <br> Bit 6 = AKS, 1 - enabled <br> Bit 7 = Scope sync, 1 = enabled | $\begin{aligned} & 20 \\ & 20 \\ & 20 \\ & \hline \end{aligned}$ |
| 5 | 96 | Mains Sync | MSYNC | 1 | MSYNC = 0, 1 | 1 | 24 | 0 | Bit 6 = Mains sync, negative edge, 1 = enabled; default $=0$ (off) | 20 |
| 6 | 97 | Burst spacing | BS | 1 | $B S=0 . .11$ | 4 | 24 | 1 | Lower nibble = burst spacing | 20 |
| 7 | 98 | Lower signal Limit | LSL | 2 | $0 . .2048$ | 16 | 24 | 100 | Lower limit of acceptable signal; below this value, device declares an error. The low order byte should be sent first. | 21 |
| 8 | 100 | Host CRC byte | HCRC | 1 | $0 . .255$ | 8 | - | - |  | 21 |
|  |  | Block length |  | 101 |  |  |  |  |  |  |

CRC Note: A CRC calculator for Windows is available free of charge from Quantum Research on request.
Table 5.2 Key Mapping
Table commands return bitfie
touches. The following table shows the byte and bit order of the keys. The table contains the key number reported in each bit.
Thus, key 0 is at location $\mathrm{X} 0, \mathrm{Y} 0$ and key 19 is at location $\mathrm{X}, \mathrm{Y} 2$.

Note: Byte 0 is returned first.
解 the leftmost column ( $0 . .15$ ), not numbers from within the table. The QT uses lookup tables to translate the $0 . .15$ to the parameters for each function. NRD is an exception: It can range from $0 . .254$ which is translated from $1=0.5 \mathrm{~s}$ to $254=127 \mathrm{~s}$ with zero $=$ infinity.
©

$$
\begin{gathered}
\hline \begin{array}{c}
\text { NDRIFT } \\
\text { secs }
\end{array} \\
\hline \hline \text { Per key } \\
\hline 0.1 \\
\hline 0.2 \\
\hline 0.3 \\
\hline 0.4 \\
\hline 0.6 \\
\hline 0.8 \\
\hline 1 \\
\hline 1.2 \\
\hline 1.5 \\
\hline 2 \\
\hline-2.5- \\
\hline 3.3 \\
\hline 4.5 \\
\hline 6 \\
\hline 7.5 \\
\hline 10
\end{gathered}
$$

$$
\begin{array}{c|c|}
\hline \begin{array}{c}
\text { NDRIFT } \\
\text { secs }
\end{array} & \text { NDIL counts } \\
\hline \hline \text { Per key } & \text { Per key } \\
\hline 0.1 & \text { Key off } \\
\hline 0.2 & 1 \\
\hline 0.3 & \mathbf{- 2 -} \\
\hline 0.4 & 3 \\
\hline 0.6 & 4 \\
\hline 0.8 & 5 \\
\hline 1 & 6 \\
\hline 1.2 & 7 \\
\hline 1.5 & 8 \\
\hline 2 & 9 \\
\hline
\end{array}
$$

$$
\begin{array}{l|l}
7.5 & 14 \\
\hline 10 & 15 \\
\hline
\end{array}
$$

$$
\begin{gathered}
\hline \begin{array}{c}
\text { FDIL } \\
\text { counts }
\end{array} \\
\hline \hline \text { Per key } \\
\hline \text { unused }
\end{gathered} \begin{gathered}
\hline 1 \\
\hline 2 \\
\hline 3 \\
\hline 4 \\
\hline-5- \\
\hline 6 \\
\hline 7 \\
\hline 8 \\
\hline 9 \\
\hline 10 \\
\hline 11 \\
\hline 12 \\
\hline 13 \\
\hline 14 \\
\hline 15 \\
\hline
\end{gathered}
$$

                                    NR
    sec
Parameter

$$
\begin{array}{|c|c}
\hline \text { NRD } & \text { BL } \\
\text { secs } & \text { pulses } \\
\hline
\end{array}
$$

$$
\begin{array}{c|c}
0.5 . .127 \mathrm{~s} & 32 \\
\hline \begin{array}{c}
\text { Default= } \\
10 \mathrm{~s}
\end{array} & -48- \\
\cline { 2 - 2 } & 64
\end{array}
$$

| Index Number | Parameter |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | NTHR counts | NDRIFT <br> secs | NDIL counts | FDIL counts | NRD <br> secs | $\begin{gathered} \text { BL } \\ \text { pulses } \end{gathered}$ | AKS | Scope Sync | MSYNC | BS |
|  | Per key | Per key | Per key | Per key | Per key | Per key | Per key | Per key | Global | Global |
| 0 | 4 | 0.1 | Key off | unused | 0 (Infinite) | 16 | - Off - | - Off - | - Off - | unused |
| 1 | 5 | 0.2 | 1 | 1 | 0.5 .. 127s | 32 | On | On | On | -500us - |
| 2 | 6 | 0.3 | -2- | 2 | Default= | -48- |  |  |  | $750 \mu \mathrm{~s}$ |
| 3 | 7 | 0.4 | 3 | 3 | 10s | 64 |  |  |  | 1,000 $\mu \mathrm{s}$ |
| 4 | 8 | 0.6 | 4 | 4 |  |  |  |  |  | 1,250 $\mu \mathrm{s}$ |
| 5 | 9 | 0.8 | 5 | -5- |  |  |  |  |  | 1,500 $\mu \mathrm{s}$ |
| 6 | -10- | 1 | 6 | 6 |  |  |  |  |  | 1,750 ${ }^{\text {s }}$ |
| 7 | 11 | 1.2 | 7 | 7 |  |  |  |  |  | 2,000 $\mu \mathrm{s}$ |
| 8 | 12 | 1.5 | 8 | 8 |  |  |  |  |  | 2,250 ${ }^{\text {s }}$ |
| 9 | 13 | 2 | 9 | 9 |  |  |  |  |  | 2,500 $\mu \mathrm{s}$ |
| 10 | 14 | -2.5- | 10 | 10 |  |  |  |  |  | 2,750 ${ }^{\text {s }}$ |
| 11 | 15 | 3.3 | 11 | 11 |  |  |  |  |  | 3,000 $\mu \mathrm{s}$ |
| 12 | 16 | 4.5 | 12 | 12 |  |  |  |  |  |  |
| 13 | 17 | 6 | 13 | 13 |  |  |  |  |  |  |
| 14 | 18 | 7.5 | 14 | 14 |  |  |  |  |  |  |
| 15 | 19 | 10 | 15 | 15 |  |  |  |  |  |  |

$$
\begin{gathered}
\text { ulses } \\
\hline \hline 16 \\
\hline
\end{gathered}
$$

## 6 Specifications

### 6.1 Absolute Maximum Electrical Specifications

Operating temp ..... $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$
Storage temp ..... $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Vdd. ..... -0.5 to +5.5 V
Max continuous pin current, any control or drive pin. ..... $\pm 10 \mathrm{~mA}$
Short circuit duration to ground, any pin. ..... infinite
Short circuit duration to VDD, any pin ..... infinite
Voltage forced onto any pin. -0.6 V to (Vdd + 0.6)Eeprom setups maximum writes100,000 write cycles

### 6.2 Recommended operating conditions

Vdd. ..... +3.0 V to 5.25 V
Supply ripple+noise. ..... 5 mV p-p max
Cx transverse load capacitance per key. ..... 0 to 20 pF

### 6.3 DC Specifications

$\mathrm{Vdd}=5.0 \mathrm{~V}, \mathrm{Cs}=4.7 \mathrm{nF}, \mathrm{Rs}=470 \mathrm{~K} ; \mathrm{Ta}=$ recommended range, unless otherwise noted

| Parameter | Description | Min | Typ | Max | Units | Notes |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: |
| Iddr | Supply current, running |  |  | 25 | mA | Excluding external components |
| Vr | Vdd internal reset voltage |  | 2.7 | 2.9 | V |  |
| Vil | Low input logic level |  |  | 0.8 | V |  |
| Vhl | High input logic level | 2.2 |  |  | V |  |
| Vol | Low output voltage |  |  | 0.6 | V | 4mA sink |
| Voh | High output voltage | Vdd-0.7 |  |  | V | 1mA source |
| lil | Input leakage current |  |  | $\pm 1$ | $\mu \mathrm{~A}$ |  |
| Ar | Acquisition resolution |  | 9 | 11 | bits |  |
| Rp | Internal pullup resistors | 20 |  | 50 | $\mathrm{k} \Omega$ | $\mathrm{DRDY}, / \mathrm{SS}$ pins |
| Rrst | Internal /RST pullup resistor | 30 |  | 80 | $\mathrm{k} \Omega$ |  |

### 6.4 Timing Specifications

| Parameter | Description | Min | Typ | Max | Units | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Tbs | Burst spacing | 500 |  | 3,000 | $\mu \mathrm{s}$ | Adjustable parameter via Setups |
| Fc | Burst center frequency |  | 226 |  | kHz |  |
| Fm | Burst modulation, percent |  | $\pm 8$ |  | \% |  |
| S1 | $\downarrow /$ SS to first $\downarrow$ CLK edge | 333 |  |  | ns | SPI parameter controlled by host |
| S2 | $\downarrow$ CLK to valid MISO |  |  | 20 | ns | SPI parameter controlled by QT |
| S3 | Last $\uparrow$ CLK to $\uparrow /$ SS | 25 |  |  | ns | SPI parameter controlled by host |
| S4 | $\uparrow / S S$ to 3-state MISO |  |  | 20 | ns | SPI parameter controlled by QT |
| S5 | $\uparrow / S S$ to falling DRDY |  |  | 40 | $\mu \mathrm{s}$ | SPI parameter controlled by QT |
| S6 | DRDY low pulse width | 1 |  |  | $\mu \mathrm{s}$ | SPI parameter controlled by QT |
| S7 | CLK low pulse width | 333 |  |  | ns | SPI parameter controlled by host |
| S8 | CLK high pulse width | 333 |  |  | ns | SPI parameter controlled by host |
| S9 | CLK period | 667 |  |  | ns | SPI parameter controlled by host |
| Fck | SPI Clock rate | 1.5 |  |  | MHz | Max guaranteed is a min of 1.5 MHz |

### 6.5 Mechanical Dimensions



| Package Type: 32 Pin TQFP |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SYMBOL | Millimeters |  |  | Inches |  |  |
|  | Min | Max | Notes | Min | Max | Notes |
|  |  |  |  |  |  |  |
| a | 6.90 | 7.10 | SQ | 0.272 | 0.280 | SQ |
| A | 8.75 | 9.25 | SQ | 0.344 | 0.354 | SQ |
| e | 0.09 | 0.20 |  | 0.003 | 0.008 |  |
| E | 0.45 | 0.75 |  | 0.018 | 0.030 |  |
| h | 0.05 | 0.15 |  | 0.002 | 0.006 |  |
| H | - | 1.20 |  | - | 0.047 |  |
| L | 0.30 | 0.45 |  | 0.012 | 0.018 |  |
| p | 0.80 | 0.80 | BSC | 0.031 | 0.031 | BSC |
| 0 | 0 | 7 |  | 0 | 7 |  |

### 6.6 Marking

| $\mathbf{T}_{\mathbf{A}}$ | TQFP Part <br> Number | Keys | Marking | Lead-Free |
| :---: | :---: | :---: | :---: | :---: |
| $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | QT60168-ASG | 16 | QT60168-AG | Yes |
| $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | QT60248-ASG | 24 | QT60248-AG | Yes |

## 7 Appendix

### 7.1 8-Bit CRC Algorithm

```
// 8 bits crc calculation. Initial value is 0.
// polynomial = X }\mp@subsup{}{}{8}+\mp@subsup{X}{}{5}+\mp@subsup{X}{}{4}+
// data is an 8 bit number; crc is a 8 bit number
unsigned char eight_bit_crc(unsigned char crc, unsigned char data)
{ unsigned char in\overline{dex; // shift counter}
    unsigned char fb;
    index = 8; // initialise the shift counter
    do
    { fb = (crc ^ data) & 0x01;
        data >>= 1;
        crc >>= 1;
            If(fb)
    } while(--index);
    return crc;
}
```

A CRC calculator for Windows is available free of charge from Quantum Research.

### 7.2 1-Sided Key Layout

This key design can be made on a 1 -sided SMT PCB. A single 0 -ohm jumper allows the wiring to be done on a single side with full pass-through of $X$ and $Y$ traces to allow matrix connections to be made across a large number of keys. Key size, shape, and number of interleavings can be varied substantially from this drawing. The below drawing shows 6 interleave white spaces; only a double interleave is required in the case of smaller keys.
The PCB is bonded to a panel on its underside, and the fields fire through the PCB, adhesive, and panel in that sequence. This results in a very low cost design.


### 7.3 PCB Layout

Shown is an example PCB layout using inexpensive 1-sided CEM-1 or FR-1 PCB laminate. The key layouts follow the design rules shown above. (PCB design shown uses a QT60326 chip but still represents a good example).


## Corporate Headquarters <br> 1 Mitchell Point <br> Ensign Way, Hamble SO31 4RF Great Britain

Tel: +44 (0)2380565600 Fax: +44 (0)23 80453939
www.qprox.com

## North America

651 Holiday Drive Bldg. 5/300
Pittsburgh, PA 15220 USA
Tel: 412-391-7367 Fax: 412-291-1015

This device covered under one or more of the following United States and international patents: 5,730,165, 6,288,707, 6,377,009, 6,452,514, $6,457,355,6,466,036,6,535,200$. Numerous further patents are pending which may apply to this device or the applications thereof.

The specifications set out in this document are subject to change without notice. All products sold and services supplied by QRG are subject to our Terms and Conditions of sale and supply of services which are available online at www.qprox.com and are supplied with every order acknowledgement. QProx, QTouch, QMatrix, QLevel, QSlide, and QWheel are trademarks of QRG. QRG products are not suitable for medical (including lifesaving equipment), safety or mission critical applications or other similar purposes. Except as expressly set out in QRG's Terms and Conditions, no licenses to patents or other intellectual property of QRG (express or implied) are granted by QRG in connection with the sale of QRG products or provision of QRG services. QRG will not be liable for customer product design and customers are entirely responsible for their products and applications which incorporate QRG's products.

