8-bit dual supply translating transceiver; open drain; auto direction sensing

Rev. 1.1 — 13 April 2021

Product data sheet

1 General description

The NTS0308E is an 8-bit, dual supply translating transceiver family with auto direction sensing, that enables bidirectional voltage level translation. It features eight 1-bit input-output ports (A and B), one output enable input (OE) and two supply pins (V_{CC(A)} and V_{CC(B)}). V_{CC(A)} can be supplied at any voltage between 0.95 V and 3.6 V. V_{CC(B)} can be supplied at any voltage between 1.65 V and 5.5 V. This flexibility makes the device suitable for translating between any of the voltage nodes (0.95 V, 1.2 V, 1.8 V, 2.5 V, 3.3 V and 5.0 V). V_{CC(A)} must be \leq V_{CC(B)} to ensure proper operation.

Pins A and OE are referenced to $V_{CC(A)}$ and pin B is referenced to $V_{CC(B)}$. A LOW level at pin OE causes the outputs to assume a high-impedance OFF-state.

2 Features and benefits

- Wide supply voltage range:
 - − $V_{CC(A)}$: 0.95 V to 3.6 V and $V_{CC(B)}$: 1.65 V to 5.5 V; $V_{CC(A)}$ must be ≤ $V_{CC(B)}$
- No power-sequencing required
- Maximum data rate
 - Open-drain: 2 Mbps
 - Push-pull: 20 Mbps
- Longer one-shot pulse for driving larger capacitive loads with much reduced ringing and overshoot
- A-side and OE inputs accept voltages up to 3.6 V and are 3.6 V tolerant
- · B-side inputs accept voltages up to 5.5 V and are 5.5 V tolerant
- ESD protection:
 - IEC 61000-4-2 Class 4, 8 kV contact for B-side port
 - HBM JESD22-A114E Class 2 exceeds 2000 V for both ports
 - CDM JESD22-C101E exceeds 1000 V for both ports
- Latch-up performance exceeds 100 mA per JESD 78B Class II
- Package options: TSSOP20
- Specified from -40 °C to +125 °C

3 Applications

- I²C/SMBus, UART
- GPIO



4 Ordering information


Table 1. Ordering information									
Type number	Topside	Package							
	marking	Name	Description	Version					
NTS0308EPW	Line A: NTS0308 Line B: EPW	TSSOP20	plastic thin shrink small outline package; 20 leads; body width 4.4 mm	SOT360-1					

4.1 Ordering options

Table 2. Ordering options

Type number	Orderable part number	Package	Packing method	Minimum order quantity	Temperature
NTS0308EPW	NTS0308EPWJ	TSSOP20	reel 13" q1/t1 *standard mark smd	2500	T_{amb} = -40 °C to +125 °C


5 Functional diagram



NTS0308E Product data sheet

6 Pinning information

6.1 Pinning



6.2 Pin description

Table 3. NTS0308E	Pin description	
Symbol	Pin	Description
V _{CC(A)}	2	supply voltage A
A1, A2, A3, A4, A5, A6, A7, A8	1, 3, 4, 5, 6, 7, 8, 9	data input or output (referenced to $V_{CC(A)}$)
GND	11	ground (0 V)
OE	10	output enable input (active HIGH; referenced to $V_{CC(A)}$)
B8, B7, B6, B5, B4, B3, B2, B1	12, 13, 14, 15, 16, 17, 18, 20	data input or output (referenced to $V_{CC(B)}$)
V _{CC(B)}	19	supply voltage B

7 Functional description

Table 4. Function table^[1]

Supply voltage		Input	Input/output	
V _{CC(A)}	V _{CC(B)}	OE	Α	В
0.95 V to $V_{CC(B)}$	1.65 V to 5.5 V	L	Z	Z
0.95 V to $V_{CC(B)}$	1.65 V to 5.5 V	Н	input or output	output or input
GND ^[2]	GND ^[2]	X	Z	Z

[1] H = HIGH voltage level; L = LOW voltage level; X = don't care; Z = high-impedance OFF-state.

[2] When either $V_{CC(A)}$ or $V_{CC(B)}$ is at GND level, the device goes into power-down mode.

Limiting values 8

Table 5. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		Min	Max	Unit
V _{CC(A)}	supply voltage A			-0.5	+4.6	V
V _{CC(B)}	supply voltage B			-0.5	+6.5	V
VI	input voltage	A port and OE input	[1][2]	-0.5	+6.5	V
		B port	[1][2]	-0.5	+6.5	V
Vo	output voltage	Active mode	[1][2]			
		A or B port		-0.5	V _{CCO} + 0.5	V
		Power-down or 3-state mode	[1]			
		A port		-0.5	+4.6	V
		B port		-0.5	+6.5	V
I _{IK}	input clamping current	V ₁ < 0 V		-50	-	mA
I _{OK}	output clamping current	V ₀ < 0 V		-50	-	mA
l _O	output current	$V_{O} = 0 V$ to V_{CCO}	[2]	-	±50	mA
I _{CC}	supply current	$I_{CC(A)}$ or $I_{CC(B)}$		-	100	mA
I _{GND}	ground current			-100	-	mA
T _{stg}	storage temperature			-65	+150	°C

[1] [2] The minimum input and minimum output voltage ratings may be exceeded if the input and output current ratings are observed. V_{CCO} is the supply voltage associated with the output.

9 **Recommended operating conditions**

Table 6. Recommended operating conditions^{[1][2]}

Symbol	Parameter	Conditions		Min	Max	Unit
V _{CC(A)}	supply voltage A		[2]	0.95	3.6	V
V _{CC(B)}	supply voltage B			1.65	5.5	V
V _{I_EN}	EN input voltage			-0.3	V _{CC(A)} +0.3	V
T _{amb}	ambient temperature			-40	+125	°C
TJ	junction temperature		[3]	-40	+125	°C
Δt/ΔV	input transition rise and fall rate	A or B port; push-pull driving				
		$V_{CC(A)} = 0.95 \text{ V to } 3.6 \text{ V}; \\ V_{CC(B)} = 1.65 \text{ V to } 5.5 \text{ V}$	[2]	-	10	ns/V
		OE input				
		$V_{CC(A)} = 0.95 V \text{ to } 3.6 V;$ $V_{CC(B)} = 1.65 V \text{ to } 5.5 V$		-	10	ns/V

The A and B sides of an unused I/O pair must be held in the same state, both at V_{CCI} or both at GND. [1]

[2] [3]

 $V_{CC(A)}$ must be less than or equal to $V_{CC(B)}$. The T_J limits shall be supported by proper thermal PCB design taking the power consumption and the thermal resistance as listed in <u>Table 7</u> into account.

Product data sheet

10 Thermal characteristics

Table 7. The	Table 7. Thermal resistance information							
Symbol	Rating	NTS0308EPW (TSSOP20)						
R _{θJA}	Junction to ambient	77.7 °C/W						
Ψ _{JT}	Junction to top characterization	0.3 °C/W						

11 Static characteristics

Table 8. Typical static characteristics

At recommended operating conditions; voltages are referenced to GND (ground = 0 V); T_{amb} = 25 °C.

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
l _l	input leakage current	OE input; V _I = 0 V to 3.6 V; V _{CC(A)} = 0.95 V to 3.6 V; V _{CC(B)} = 1.65 V to 5.5 V		-	-	±1	μΑ
I _{OZ}	OFF-state output current	A or B port; $V_O = 0$ V or V_{CCO} ; $V_{CC(A)} = 0.95$ V to 3.6 V; $V_{CC(B)} = 1.65$ V to 5.5 V	[1]	-	-	±1	μA
Cı	input capacitance	OE input; $V_{CC(A)}$ = 3.3 V; $V_{CC(B)}$ = 3.3 V		-	1	-	pF
C _{I/O}	input/output	A port		-	4	-	pF
	capacitance	B port		-	7.5	-	pF
		A or B port; V _{CC(A)} = 3.3 V; V _{CC(B)} = 3.3 V		-	11	-	pF

[1] V_{CCO} is the supply voltage associated with the output.

Table 9. Typical supply current

At recommended operating conditions; voltages are referenced to GND (ground = 0 V); T_{amb} = 25 °C.

V _{CC(A)}			V _{CC(B)}						Unit
	1.65 V		2.5 V	2.5 V		3.3 V			
	I _{CC(A)}	I _{CC(B)}							
0.95 V	0.1	0.1	0.1	0.5	0.1	0.5	0.1	3	μA
1.2 V	0.1	0.1	0.1	0.5	0.1	0.5	0.1	3	μA
1.8 V	-	-	0.1	0.5	0.1	0.5	0.1	3	μA
2.5 V	-	-	0.2	0.5	0.1	0.5	0.1	3	μA
3.3 V	-	-	-	-	0.1	0.1	0.1	2	μA

Table 10. Static characteristics

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	-40 °C to	o +85 °C	-40 °C to	Unit		
				Min	Мах	Min	Max	
V _{IH}	HIGH-level	A port						
	input voltage	$V_{CC(A)} = 0.95 V \text{ to } 1.65 V;$ $V_{CC(B)} = 1.65 V \text{ to } 5.5 V$	[1]	V _{CCI} - 0.2	-	V _{CCI} - 0.2	-	V
		$V_{CC(A)} = 1.65 V \text{ to } 3.6 V;$ $V_{CC(B)} = 2.3 V \text{ to } 5.5 V$	[1]	V _{CCI} - 0.4	-	V _{CCI} - 0.4	-	V
		B port						
		$V_{CC(A)} = 0.95 V \text{ to } 3.6 V;$ $V_{CC(B)} = 1.65 V \text{ to } 5.5 V$	[1]	V _{CCI} - 0.4	-	V _{CCI} - 0.4	-	V
		OE input						
		$V_{CC(A)} = 0.95 V \text{ to } 3.6 V;$ $V_{CC(B)} = 1.65 V \text{ to } 5.5 V$		0.65V _{CC(A)}	-	0.65V _{CC(A)}	-	V
V _{IL}	LOW-level	A or B port						
	input voltage	$V_{CC(A)} = 0.95 V \text{ to } 1.65 V;$ $V_{CC(B)} = 1.65 V \text{ to } 5.5 V$		-	0.13	-	0.13	V
		$V_{CC(A)}$ = 1.65 V to 3.6 V; $V_{CC(B)}$ = 2.3 V to 5.5 V		-	0.15	-	0.15	V
		OE input						
		$V_{CC(A)} = 0.95 V \text{ to } 3.6 V;$ $V_{CC(B)} = 1.65 V \text{ to } 5.5 V$		-	0.35V _{CC(A)}	- 0.35V _{CC(A)}	V	
V _{OHA}	HIGH-level	I _O = -20 μA						
	output voltage	$V_{CC(B)} = 1.65 V \text{ to } 5.5 V;$ $V_{CCI} = V_{CC(B)} - 0.4 V$	[2]					
		V _{CC(A)} = 1.65 V to 3.6 V	[2]	0.8V _{CC(A)}	-	0.75V _{CC(A)}	-	V
		V _{CC(A)} = 0.95 V to 1.65 V	[2]	0.65V _{CC(A)}	-	0.62V _{CC(A)}	-	V
V _{OHB}	HIGH-level	I _O = -20 μA						
	output voltage	$V_{CC(A)} = 0.95 V \text{ to } 3.6 V;$ $V_{CC(B)} = 1.65 V \text{ to } 5.5 V;$ $V_{CCI} = V_{CC(A)} - 0.2 V$	[2]	0.8V _{CC(B)}	-	0.75V _{CC(B)}	-	V
V _{OL}	LOW-level	A or B port; I _O = 1 mA	[2]					
	output voltage	$V_{\rm I} \le 0.15 \text{ V}; V_{\rm CC(A)} = 0.95 \text{ V to} \\ 3.6 \text{ V}; V_{\rm CC(B)} = 1.65 \text{ V to } 5.5 \text{ V}$		-	0.30	-	0.30	V
I	input leakage current	OE input; V _I = 0 V to 3.6 V; V _{CC(A)} = 0.95 V to 3.6 V; V _{CC(B)} = 1.65 V to 5.5 V		-	±2	-	±12	μA
l _{oz}	OFF-state output current	A or B port; $V_O = 0 V$ or V_{CCO} ; $V_{CC(A)} = 0.95 V$ to 3.6 V; $V_{CC(B)} = 1.65 V$ to 5.5 V	[2]	-	±2	-	±12	μA
I _{CC}	supply current	$V_{I} = 0 V \text{ or } V_{CCI}; I_{O} = 0 A$	[1]					
		I _{CC(A)}	1					

NTS0308E Product data sheet © NXP B.V. 2021. All rights reserved.

Table 10. Static characteristics...continued

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	-40 °C t	o +85 °C	-40 °C to	+125 °C	Unit
			Min	Max	Min	Max	
		$V_{CC(A)} = 0.95 V \text{ to } 3.6 V;$ $V_{CC(B)} = 1.65 V \text{ to } 5.5 V$	-	2.4	-	15	μA
		V _{CC(A)} = 3.6 V; V _{CC(B)} = 0 V	-	2.2	-	15	μA
		V _{CC(A)} = 0 V; V _{CC(B)} = 5.5 V	-	-1	-	-8	μA
		I _{CC(B)}					
		$V_{CC(A)} = 0.95 \text{ V to } 3.6 \text{ V};$ $V_{CC(B)} = 1.65 \text{ V to } 5.5 \text{ V}$	-	18	-	51	μA
		V _{CC(A)} = 3.6 V; V _{CC(B)} = 0 V	-	-1	-	-5	μA
		V _{CC(A)} = 0 V; V _{CC(B)} = 5.5 V	-	18	-	46	μA
		$I_{CC(A)} + I_{CC(B)}$					
		$V_{CC(A)} = 0.95 V \text{ to } 3.6 V;$ $V_{CC(B)} = 1.65 V \text{ to } 5.5 V$	-	14.4	-	59	μA

[1]

 V_{CCI} is the supply voltage associated with the input. V_{CCO} is the supply voltage associated with the output. [2]

12 Dynamic characteristics

Table 11. Dynamic characteristics for temperature range -40 $^{\circ}\text{C}$ to +125 $^{\circ}\text{C}^{[1]}$

Voltages are referenced to GND (ground = 0 V); for test circuit, see Figure 5; for wave forms, see Figure 3 and Figure 4.

Symbol	Parameter	Conditions		V _{CC(B)}						
				1.8 V		3.3 V		5.0 V		
				Min	Мах	Min	Мах	Min	Мах	
V _{CC(A)} =	0.95V							1		
t _{PHL}	HIGH to LOW propagation delay	A to B		-	20	-	11.1	-	12.3	ns
t _{PLH}	LOW to HIGH propagation delay	A to B		-	14.8	-	12.5	-	12.2	ns
t _{PHL}	HIGH to LOW propagation delay	B to A		-	9.2	-	5.2	-	5.2	ns
t _{PLH}	LOW to HIGH propagation delay	B to A		-	8.8	-	2.9	-	1.4	ns
t _{en}	enable time	OE to A; B		-	200	-	200	-	200	ns
t _{dis}	disable time	OE to A; no external load	[2]	-	100	-	100	-	100	ns
		OE to B; no external load	[2]	-	100	-	100	-	100	ns
		OE to A		-	250	-	250	-	250	ns
		OE to B		-	220	-	220	- 220	ns	
t _{TLH}	LOW to HIGH	A port		6.0	15.3	2.2	15.1	1.8	11.1	ns
	output transition time	B port		6.0	17.0	4.0	14.0	4.0	20.0	ns

NTS0308E

Product data sheet

641

Symbol	Parameter Conditions			V _{CC(B)}						
		-		1.8 V		3.3 V		5.0 V		
				Min	Max	Min	Мах	Min	Мах	
t _{THL} HIGH to LOW output transition time		A port		0.9	18.0	0.7	9.0	0.6	9.0	ns
		B port		1.6	22.0	2.8	10.7	3.2	14.2	ns
t _W	pulse width	data inputs		49	-	49	-	49	-	ns
f _{data}	data rate		[3]	-	20	-	20	-	20	Mbps

Table 11. Dynamic characteristics for temperature range -40 °C to +125 °C^[1]...continued Voltages are referenced to GND (ground = 0.V): for test circuit, see Figure 5: for wave forms, see Figure 3 and Figure 4

[1]

[2] [3]

t_{en} is the same as t_{PZL} and t_{PZH}; t_{dis} is the same as t_{PLZ} and t_{PHZ}. Delay between OE going LOW and when the outputs are disabled. Assuming a maximum one-shot accelerator pulse length of 50 ns and equal time for 1 and 0 bit information.

Table 12. Dynamic characteristics for temperature range -40 °C to +125 °C ^[1]
Voltages are referenced to GND (ground = 0 V); for test circuit, see <u>Figure 5</u> ; for wave forms, see <u>Figure 3</u> and <u>Figure 4</u> .

Symbol	Parameter	Conditions		V _{CC(B)}						
			2.5 V		3.3 V		5.0 V			
			Min	Max	Min	Мах	Min	Max	_	
V _{CC(A)} =	1.8 V				1		1	1		
t _{PHL}	HIGH to LOW propagation delay	A to B		-	5.8	-	5.9	-	7.3	ns
t _{PLH}	LOW to HIGH propagation delay	A to B		-	8.5	-	8.5	-	8.8	ns
t _{PHL}	HIGH to LOW propagation delay	B to A		-	5.5	-	5.7	-	5.9	ns
t _{PLH}	LOW to HIGH propagation delay	B to A		-	6.7	-	5.7	-	1.4	ns
t _{en}	enable time	OE to A; B		-	200	-	200	-	200	ns
t _{dis}	disable time	OE to A; no external load	[2]	-	100	-	100	-	100	ns
		OE to B; no external load	[2]	-	100	-	100	-	100	ns
		OE to A		-	250	-	250	-	250	ns
		OE to B		-	220	-	220	-	220	ns
t _{TLH}	LOW to HIGH	A port		3.2	11.9	1.2	11.7	1.1	9.5	ns
	output transition time	B port		3.3	13.5	2.7	14.5	2.7	13.5	ns
t _{THL}	HIGH to LOW	A port		1.2	7.4	1.0	7.5	1.0	16.7	ns
output tran time	output transition time	B port		2.6	9.5	2.2	9.4	2.8	12.5	ns
t _W	pulse width	data inputs		49	-	49	-	49	-	ns
f _{data}	data rate		[3]	-	20	-	20	-	20	Mbps

Product data sheet

© NXP B.V. 2021. All rights reserved.

8-bit dual supply translating transceiver; open drain; auto direction sensing

Symbol	Parameter	Conditions		V _{CC(B)}						
					2.5 V		3 V	5.0 V		
				Min	Max	Min	Мах	Min	Мах	
t _{PHL}	HIGH to LOW propagation delay	A to B		-	4.0	-	4.2	-	4.3	ns
t _{PLH}	LOW to HIGH propagation delay	A to B		-	4.4	-	5.2	-	5.5	ns
t _{PHL}	HIGH to LOW propagation delay	B to A		-	3.8	-	4.5	-	5.4	ns
t _{PLH}	LOW to HIGH propagation delay	B to A		-	3.2	-	2.0	-	1.5	ns
t _{en}	enable time	OE to A; B		-	200	-	200	-	200	ns
t _{dis}	disable time	OE to A; no external load	[2]	-	100	-	100	-	100	ns
		OE to B; no external load	[2]	-	100	-	100	-	100	ns
		OE to A		-	220	-	220	-	220	ns
		OE to B		-	220	-	220	-	220	ns
t _{TLH}	LOW to HIGH	A port		2.8	10	1.4	8.3	1.2	7.8	ns
	output transition time	B port		3.2	10.4	2.9	15.5	2.4	16.9	ns
t _{THL}	THL HIGH to LOW output transition time	A port		1.0	7.2	1.0	6.9	1.0	6.7	ns
		B port		2.2	9.8	2.4	8.4	2.6	8.3	ns
t _W	pulse width	data inputs		49	-	49	-	49	-	ns
f _{data}	data rate		[3]	-	20	-	20	-	20	Mbps
V _{CC(A)} =	3.3 V	1			-			1	1	
t _{PHL}	HIGH to LOW propagation delay	A to B		-	-	-	3.0	-	3.9	ns
t _{PLH}	LOW to HIGH propagation delay	A to B		-	-	-	5.3	-	5.5	ns
t _{PHL}	HIGH to LOW propagation delay	B to A		-	-	-	3.2	-	4.2	ns
t _{PLH}	LOW to HIGH propagation delay	B to A		-	-	-	3.2	-	3.3	ns
t _{en}	enable time	OE to A; B		-	-	-	200	-	200	ns
t _{dis}	disable time	OE to A; no external load	[2]	-	-	-	100	-	100	ns
		OE to B; no external load	[2]	-	-	-	100	-	100	ns
		OE to A		-	-	-	280	-	280	ns
		OE to B		-	-	-	220	-	220	ns
t _{TLH}	LOW to HIGH	A port		-	-	1.2	13.1	1.1	7.4	ns
	output transition time	B port		-	-	2.5	14.2	2.1	16.0	ns

Table 12. Dynamic characteristics for temperature range -40 °C to +125 °C^[1]...continued Voltages are referenced to GND (ground = 0 V); for test circuit, see Figure 5; for wave forms, see Figure 3 and Figure 4.

NTS0308E Product data sheet


Table 12. Dynamic characteristics for temperature range -40 °C to +125 °C^[1]...continued Voltages are referenced to GND (ground = 0 V); for test circuit, see Figure 5; for wave forms, see Figure 3 and Figure 4.

Symbol	Parameter Conditions			V _{CC(B)}						
			2.5 V		3.3 V		5.0 V			
				Min	Мах	Min	Мах	Min	Мах	
	HIGH to LOW	A port		-	-	1.0	6.8	1.0	6.3	ns
	output transition time	B port		-	-	2.3	9.3	2.4	9.5	ns
t _W	pulse width	data inputs		-	-	49	-	49	-	ns
f _{data}	data rate		[3]	-	-	-	20	-	20	Mbps

 t_{en} is the same as t_{PZL} and $t_{PZH}; t_{dis}$ is the same as t_{PLZ} and $t_{PHZ}.$ Delay between OE going LOW and when the outputs are disabled. [1]

[2] [3] Assuming a maximum one-shot accelerator pulse length of 50 ns and equal time for 1 and 0 bit information.

13 Waveforms



NXP Semiconductors

NTS0308E







Table 13. Measurement points^{[1][2]}

Supply voltage	Input	Output		
V _{cco}	V _M	V _M	V _X	V _Y
0.95 V	0.5V _{CCI}	0.5V _{CCO}	V _{OL} + 0.1 V	V _{OH} - 0.1 V
1.8 V ± 0.15 V	0.5V _{CCI}	0.5V _{CCO}	V _{OL} + 0.15 V	V _{OH} - 0.15 V
2.5 V ± 0.2 V	0.5V _{CCI}	0.5V _{CCO}	V _{OL} + 0.15 V	V _{OH} - 0.15 V
3.3 V ± 0.3 V	0.5V _{CCI}	0.5V _{CCO}	V _{OL} + 0.3 V	V _{OH} - 0.3 V
5.0 V ± 0.5 V	0.5V _{CCI}	0.5V _{CCO}	V _{OL} + 0.3 V	V _{OH} - 0.3 V

[1]

 V_{CCI} is the supply voltage associated with the input. V_{CCO} is the supply voltage associated with the output. [2]



8-bit dual supply translating transceiver; open drain; auto direction sensing

ns.

R_I = Load resistance.

C_L = Load capacitance including jig and probe capacitance.

V_{EXT} = External voltage for measuring switching times.

Figure 5. Test circuit for measuring switching times

Table 14. Te	st data
--------------	---------

Supply voltage		Input		Load		V _{EXT}		
V _{CC(A)}	V _{CC(B)}	V _I ^[1]	Δt/ΔV	CL	R _L ^[2]	t _{PLH} , t _{PHL}	t _{PZH} , t _{PHZ}	t _{PZL} , t _{PLZ} ^[3]
0.95 V to 3.6 V	1.65 V to 5.5 V	V _{CCI}	≤ 1.0 ns/V	15 pF	50 kΩ, 1 MΩ	open	open	2V _{CCO}

V_{CCI} is the supply voltage associated with the input. [1]

[2] For measuring data rate, pulse width, propagation delay and output rise and fall measurements, R₁ = 1 MΩ. For measuring enable and disable times, R₁ = 50 kO


V_{CCO} is the supply voltage associated with the output. [3]

14 Application information

14.1 Applications


Voltage level-translation applications. The NTS0308E can be used in point-to-point applications to interface between devices or systems operating at different supply voltages. The device is primarily targeted at I²C or 4-wire which use open-drain drivers. It may also be used in applications where push-pull drivers are connected to the ports, however the NTB010x or the newer lower voltage NTB030x series of devices are more suitable.

Product data sheet



14.2 Architecture

The architecture of the NTS0308E is shown in <u>Figure 7</u>. The device does not require an extra input signal to control the direction of data flow from A to B or B to A.



The NTS0308E is a "switch" type voltage translator using two key circuits to enable voltage translation:

- 1. A pass-gate transistor (N-channel) that ties the ports together.
- 2. An output edge-rate accelerator that detects and accelerates rising edges on the I/O pins.

The gate bias voltage of the pass gate transistor (T3) is set at approximately one threshold voltage above the V_{CC} level of the low-voltage side. During a LOW-to-HIGH transition, the output one-shot accelerates the output transition by switching on the PMOS transistors (T1, T2). It bypasses the 10 k Ω pull-up resistors and increases the current drive capability. The one-shot is activated once the input transition reaches approximately V_{CCI}/2; it is deactivated approximately 50 ns after the output reaches V_{CCO}/2. During the acceleration time, the driver output resistance is between approximately 50 Ω and 70 Ω . To avoid signal contention and minimize dynamic I_{CC}, the user should wait for the one-shot circuit to turn-off before applying a signal in the opposite direction. Pull-up resistors are included in the device for DC current sourcing capability.

Product data sheet

14.3 Input driver requirements

As the NTS0308E is a switch type translator, properties of the input driver directly affect the output signal. The external open-drain or push-pull driver applied to an I/O determines the static current sinking capability of the system. The max data rate, HIGH-to-LOW output transition time (t_{THL}), and propagation delay (t_{PHL}), are dependent upon the output impedance and edge-rate of the external driver. The limits provided for these parameters in the data sheet assume a driver with output impedance below 50 Ω is used.

14.4 Output load considerations

The maximum lumped capacitive load that can be driven is dependent upon the one-shot pulse duration. In cases with very heavy capacitive loading, there is a risk that the output does not reach the positive rail within the one-shot pulse duration. The NTS0308E has a longer one-shot pulse for driving larger capacitive loads.

To avoid excessive capacitive loading and to ensure correct triggering of the one-shot, use short trace lengths and low capacitance connectors on NTS0308E PCB layouts. The length of the PCB trace should be such that the round-trip delay of any reflection is within the one-shot pulse duration (approximately 50 ns). It ensures low impedance termination and avoids output signal oscillations and one-shot retriggering.

14.5 Output single shot slew rate control

Integrated slew-rate control and timed increase of the one-shot driver output current reduce EMI. An additional comparator circuit on the V_{OUT} side starts to reduce the one-shot driver current when V_{OUT} > $0.65V_{OUT}$ with a slight delay, so it can safely drive the output voltage to a safe high-level while at the same time reducing the driver strength early enough to reduce overshoots and ringing.

14.6 Power-up

During operation, $V_{CC(A)}$ must never be higher than $V_{CC(B)}$. However, during power-up, $V_{CC(A)} \ge V_{CC(B)}$ does not damage the device, so either power supply can be ramped up first. There is no special power-up sequencing required. The NTS0308E includes circuitry that disables all output ports when either $V_{CC(A)}$ or $V_{CC(B)}$ is switched off.

14.7 Enable and disable

An output enable input (OE) is used to disable the device. Setting OE = LOW causes all I/Os to assume the high-impedance OFF-state. The disable time (t_{dis} with no external load) indicates the delay between when OE goes LOW and when outputs actually become disabled. The enable time (t_{en}) indicates the amount of time the user must allow for one-shot circuitry to become operational after OE is taken HIGH. To ensure the high-impedance OFF-state during power-up or power-down, pin OE should be tied to GND through a pull-down resistor. The current-sourcing capability of the driver determines the minimum value of the resistor.

14.8 Pull-up or pull-down resistors on I/Os lines


The A port I/O has an internal 10 k Ω pull-up resistor to V_{CC(A)}. The B port I/O has an internal 10 k Ω pull-up resistor to V_{CC(B)}. If a smaller value of pull-up resistor is required,

add an external resistor in parallel to the internal 10 k Ω . This pull-up resistor affects the V_{OL} level. When OE goes LOW, the internal pull-ups of the NTS0308E are disabled.

14.9 ESD protection on I/Os lines


The NTS0308E contains rail to rail ESD protection structures connecting the A and B I/ O to their respective supply. As a consequence, if a supply pin is pulled LOW, the related I/Os are pulled low too through the upper ESD protection diode and the 10 k Ω pull-up resistor. Additionally, besides the normal HBM and CDM ESD protection features on both A and B Port I/O the B Port I/O features integrated ESD protection to IEC 61000-4-2 Class 4 system ESD level of 8kV contact for when users plug cameras, games, and other items into their USB or video ports in real-world ESD stress applications.

15 Package outline



8-bit dual supply translating transceiver; open drain; auto direction sensing

16 Soldering



Product data sheet

© NXP B.V. 2021. All rights reserved.

17 Abbreviations

Table 15. Abbreviations						
Acronym	Description					
CDM	Charged Device Model					
DUT	Device Under Test					
ESD	ElectroStatic Discharge					
GPIO	General Purpose Input Output					
НВМ	Human Body Model					
l ² C	Inter-Integrated Circuit					
IEC	International Electrotechnical Commission					
ММ	Machine Model					
РСВ	Printed-Circuit Board					
PMOS	Positive Metal Oxide Semiconductor					
SMBus	System Management Bus					
UART	Universal Asynchronous Receiver Transmitter					

18 Revision history

Table 16. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes				
NTS0308E v.1.1	20210413	Product data sheet	2021030081	NTS0308E v.1.0				
Modifications:	lodifications: • <u>Table 6</u> : Corrected T _J max from +85 °C to +125 °C.							
NTS0308E v.1.0	20200609	Product data sheet	-	-				

19 Legal information

19.1 Data sheet status

Document status ^{[1][2]}	Product status ^[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

19.2 Definitions

Draft — A draft status on a document indicates that the content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included in a draft version of a document and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

19.3 Disclaimers

Limited warranty and liability - Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors. In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without

notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

 $\ensuremath{\mathsf{Applications}}$ — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products. NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

NTS0308E

Product data sheet

NXP Semiconductors

NTS0308E

8-bit dual supply translating transceiver; open drain; auto direction sensing

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications. In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for

such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

19.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

8-bit dual supply translating transceiver; open drain; auto direction sensing

Tables

Tab. 1.	Ordering information	2
Tab. 2.	Ordering options	2
Tab. 3.	NTS0308E Pin description	
Tab. 4.	Function table	3
Tab. 5.	Limiting values	4
Tab. 6.	Recommended operating conditions	4
Tab. 7.	Thermal resistance information	5
Tab. 8.	Typical static characteristics	5
Tab. 9.	Typical supply current	5

Figures

2
-
out (B, A)
11

7
8
1
2
8
8

Fig. 5.	Test circuit for measuring switching times	12
Fig. 6.	Typical operating circuit	13
Fig. 7.	Architecture of NTS0308E I/O cell	13
Fig. 8.	Package outline SOT360-1 (TSSOP20)	16
Fig. 9.	Soldering footprint for SOT360-1	
	(TSSOP20)	17

8-bit dual supply translating transceiver; open drain; auto direction sensing

Contents

2Features and benefits13Applications14Ordering information24.1Ordering options25Functional diagram26Pinning information36.1Pinning36.2Pin description37Functional description38Limiting values49Recommended operating conditions410Thermal characteristics511Static characteristics512Dynamic characteristics713Waveforms1014Application information1214.1Applications1214.2Architecture1314.3Input driver requirements1414.4Output load considerations1414.5Output single shot slew rate control1414.6Power-up1414.7Enable and disable1414.8Pull-up or pull-down resistors on I/Os lines1414.9ESD protection on I/Os lines1515Package outline1616Soldering1717Abbreviations1818Revision history1819Legal information19	1	General description	1
4Ordering information24.1Ordering options25Functional diagram26Pinning information36.1Pinning36.2Pin description37Functional description38Limiting values49Recommended operating conditions410Thermal characteristics511Static characteristics512Dynamic characteristics713Waveforms1014Application information1214.1Applications1214.2Architecture1314.3Input driver requirements1414.4Output load considerations1414.5Output single shot slew rate control1414.6Power-up1414.7Enable and disable1414.8Pull-up or pull-down resistors on I/Os lines1414.9ESD protection on I/Os lines1515Package outline1616Soldering1717Abbreviations1818Revision history18	2	Features and benefits	1
4.1 Ordering options 2 5 Functional diagram 2 6 Pinning information 3 6.1 Pinning 3 6.2 Pin description 3 7 Functional description 3 8 Limiting values 4 9 Recommended operating conditions 4 10 Thermal characteristics 5 11 Static characteristics 5 12 Dynamic characteristics 7 13 Waveforms 10 14 Application information 12 14.1 Applications 12 14.2 Architecture 13 14.3 Input driver requirements 14 14.4 Output load considerations 14 14.5 Output single shot slew rate control 14 14.6 Power-up 14 14.7 Enable and disable 14 14.8 Pull-up or pull-down resistors on I/Os lines 14 14.9 ESD protection on I/Os lines 15	3	Applications	1
5Functional diagram26Pinning information36.1Pinning36.2Pin description37Functional description38Limiting values49Recommended operating conditions410Thermal characteristics511Static characteristics512Dynamic characteristics713Waveforms1014Application information1214.1Applications1214.2Architecture1314.3Input driver requirements1414.4Output load considerations1414.5Output single shot slew rate control1414.6Power-up1414.7Enable and disable1414.8Pull-up or pull-down resistors on I/Os lines1414.9ESD protection on I/Os lines1515Package outline1616Soldering1717Abbreviations1818Revision history18	-	Ordering information	2
5Functional diagram26Pinning information36.1Pinning36.2Pin description37Functional description38Limiting values49Recommended operating conditions410Thermal characteristics511Static characteristics512Dynamic characteristics713Waveforms1014Application information1214.1Applications1214.2Architecture1314.3Input driver requirements1414.4Output load considerations1414.5Output single shot slew rate control1414.6Power-up1414.7Enable and disable1414.8Pull-up or pull-down resistors on I/Os lines1515Package outline1616Soldering1717Abbreviations1818Revision history18	4.1	Ordering options	2
6Pinning information36.1Pinning36.2Pin description37Functional description38Limiting values49Recommended operating conditions410Thermal characteristics511Static characteristics512Dynamic characteristics713Waveforms1014Application information1214.1Applications1214.2Architecture1314.3Input driver requirements1414.4Output load considerations1414.5Output single shot slew rate control1414.6Power-up1414.7Enable and disable1414.8Pull-up or pull-down resistors on I/Os lines1414.9ESD protection on I/Os lines1515Package outline1616Soldering1717Abbreviations1818Revision history18	5	Functional diagram	2
6.1Pinning36.2Pin description37Functional description38Limiting values49Recommended operating conditions410Thermal characteristics511Static characteristics512Dynamic characteristics713Waveforms1014Application information1214.1Applications1214.2Architecture1314.3Input driver requirements1414.4Output load considerations1414.5Output single shot slew rate control1414.6Power-up1414.7Enable and disable1414.8Pull-up or pull-down resistors on I/Os lines1515Package outline1616Soldering1717Abbreviations1818Revision history18	6		
6.2 Pin description 3 7 Functional description 3 8 Limiting values 4 9 Recommended operating conditions 4 10 Thermal characteristics 5 11 Static characteristics 5 12 Dynamic characteristics 7 13 Waveforms 10 14 Application information 12 14.1 Applications 12 14.2 Architecture 13 14.3 Input driver requirements 14 14.4 Output load considerations 14 14.5 Output single shot slew rate control 14 14.6 Power-up 14 14.7 Enable and disable 14 14.8 Pull-up or pull-down resistors on I/Os lines 14 14.9 ESD protection on I/Os lines 15 15 Package outline 16 16 Soldering 17 17 Abbreviations 18 18 Revision history 18 <td>6.1</td> <td>Pinning</td> <td>3</td>	6.1	Pinning	3
8 Limiting values 4 9 Recommended operating conditions 4 10 Thermal characteristics 5 11 Static characteristics 5 12 Dynamic characteristics 7 13 Waveforms 10 14 Application information 12 14.1 Applications 12 14.2 Architecture 13 14.3 Input driver requirements 14 14.4 Output load considerations 14 14.5 Output single shot slew rate control 14 14.6 Power-up 14 14.7 Enable and disable 14 14.8 Pull-up or pull-down resistors on I/Os lines 14 14.9 ESD protection on I/Os lines 15 15 Package outline 16 16 Soldering 17 17 Abbreviations 18 18 Revision history 18	6.2		
8 Limiting values 4 9 Recommended operating conditions 4 10 Thermal characteristics 5 11 Static characteristics 5 12 Dynamic characteristics 7 13 Waveforms 10 14 Application information 12 14.1 Applications 12 14.2 Architecture 13 14.3 Input driver requirements 14 14.4 Output load considerations 14 14.5 Output single shot slew rate control 14 14.6 Power-up 14 14.7 Enable and disable 14 14.8 Pull-up or pull-down resistors on I/Os lines 14 14.9 ESD protection on I/Os lines 15 15 Package outline 16 16 Soldering 17 17 Abbreviations 18 18 Revision history 18	7	Functional description	3
10Thermal characteristics511Static characteristics512Dynamic characteristics713Waveforms1014Application information1214.1Applications1214.2Architecture1314.3Input driver requirements1414.4Output load considerations1414.5Output single shot slew rate control1414.6Power-up1414.7Enable and disable1414.8Pull-up or pull-down resistors on I/Os lines1414.9ESD protection on I/Os lines1515Package outline1616Soldering1717Abbreviations1818Revision history18	8		
11Static characteristics512Dynamic characteristics713Waveforms1014Application information1214.1Applications1214.2Architecture1314.3Input driver requirements1414.4Output load considerations1414.5Output single shot slew rate control1414.6Power-up1414.7Enable and disable1414.8Pull-up or pull-down resistors on I/Os lines1414.9ESD protection on I/Os lines1515Package outline1616Soldering1717Abbreviations1818Revision history18	9	Recommended operating conditions	4
12Dynamic characteristics713Waveforms1014Application information1214.1Applications1214.2Architecture1314.3Input driver requirements1414.4Output load considerations1414.5Output single shot slew rate control1414.6Power-up1414.7Enable and disable1414.8Pull-up or pull-down resistors on I/Os lines1414.9ESD protection on I/Os lines1515Package outline1616Soldering1717Abbreviations1818Revision history18	10		
13Waveforms1014Application information1214.1Applications1214.2Architecture1314.3Input driver requirements1414.4Output load considerations1414.5Output single shot slew rate control1414.6Power-up1414.7Enable and disable1414.8Pull-up or pull-down resistors on I/Os lines1414.9ESD protection on I/Os lines1515Package outline1616Soldering1717Abbreviations1818Revision history18	11	Static characteristics	5
14Application information1214.1Applications1214.2Architecture1314.3Input driver requirements1414.4Output load considerations1414.5Output single shot slew rate control1414.6Power-up1414.7Enable and disable1414.8Pull-up or pull-down resistors on I/Os lines1414.9ESD protection on I/Os lines1515Package outline1616Soldering1717Abbreviations1818Revision history18	12	Dynamic characteristics	7
14.1Applications1214.2Architecture1314.3Input driver requirements1414.4Output load considerations1414.5Output single shot slew rate control1414.6Power-up1414.7Enable and disable1414.8Pull-up or pull-down resistors on I/Os lines1414.9ESD protection on I/Os lines1515Package outline1616Soldering1717Abbreviations1818Revision history18	13	Waveforms	10
14.2Architecture1314.3Input driver requirements1414.4Output load considerations1414.5Output single shot slew rate control1414.6Power-up1414.7Enable and disable1414.8Pull-up or pull-down resistors on I/Os lines1414.9ESD protection on I/Os lines1515Package outline1616Soldering1717Abbreviations1818Revision history18	14	Application information	12
14.3Input driver requirements1414.4Output load considerations1414.5Output single shot slew rate control1414.6Power-up1414.7Enable and disable1414.8Pull-up or pull-down resistors on I/Os lines1414.9ESD protection on I/Os lines1515Package outline1616Soldering1717Abbreviations1818Revision history18	14.1	Applications	12
14.4Output load considerations1414.5Output single shot slew rate control1414.6Power-up1414.7Enable and disable1414.8Pull-up or pull-down resistors on I/Os lines1414.9ESD protection on I/Os lines1515Package outline1616Soldering1717Abbreviations1818Revision history18	14.2	Architecture	13
14.5Output single shot slew rate control1414.6Power-up1414.7Enable and disable1414.8Pull-up or pull-down resistors on I/Os lines1414.9ESD protection on I/Os lines1515Package outline1616Soldering1717Abbreviations1818Revision history18	14.3	Input driver requirements	14
14.6Power-up1414.7Enable and disable1414.8Pull-up or pull-down resistors on I/Os lines1414.9ESD protection on I/Os lines1515Package outline1616Soldering1717Abbreviations1818Revision history18	14.4	Output load considerations	14
14.6Power-up1414.7Enable and disable1414.8Pull-up or pull-down resistors on I/Os lines1414.9ESD protection on I/Os lines1515Package outline1616Soldering1717Abbreviations1818Revision history18	14.5	Output single shot slew rate control	14
14.8Pull-up or pull-down resistors on I/Os lines1414.9ESD protection on I/Os lines1515Package outline	14.6		
14.9 ESD protection on I/Os lines 15 15 Package outline 16 16 Soldering 17 17 Abbreviations 18 18 Revision history 18	14.7	Enable and disable	14
15Package outline	14.8	Pull-up or pull-down resistors on I/Os lines	14
 Soldering	14.9	ESD protection on I/Os lines	15
17Abbreviations1818Revision history18	15	Package outline	16
18 Revision history	16	Soldering	17
	17	Abbreviations	18
19 Legal information19	18	Revision history	18
	19	Legal information	19

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2021.

All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 13 April 2021 Document identifier: NTS0308E