## I ntel ${ }^{\circledR}$ I XP43X Product Line of Network Processors

## Datasheet

## Product Features

This document describes the features of the Intel ${ }^{\circledR}$ IXP43X Product Line of Network Processors. Refer to Section 1.0 for a complete list of all the features. Some of these features require enabling software supplied by Intel. Refer to the Intel ${ }^{\circledR}$ IXP400 Software Programmer's Guide for information on features that are currently enabled.

## These features do not require enabling software

- Intel XScale ${ }^{\circledR}$ Processor - Up to 667 MHz
- PCI v. 2.2 32-bit 33 MHz (Host/ Option)
- Two USB v2.0 Host Controller
- DDRI-266 MHz/DDRII-400MHz SDRAM Interface
- Slave Interface Expansion bus
- One UART
- Internal Bus Performance Monitoring Unit
- 16 GPIO
- Four Internal Timers
- Synchronous Serial Protocol (SSP) Port
- Packaging
- 460-Pin PBGA
- Commercial Temperature
- Lead-Free Support

These features require enabling software. For information on features that are currently enabled see the Intel ${ }^{\circledR}$ IXP400 Software Programmer's Guide.<br>- Encryption/Authentication (AES/ AES-CCM/3DES/DES/SHA-1/SHA-256/ SHA-384/SHA-512/MD-5)<br>- One High-Speed Serial Interface<br>- Two Network Processor Engines<br>- Up to two MII Interfaces<br>- One UTOPIA Level 2 Interface<br>- IEEE-1588 Hardware Assist

- VolP Router
- Video Phone
- Security Gateway/Router
- Network Printers
- Wireless Media Gateway
- IP Set Top box

INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.
UNLESS OTHERWISE AGREED IN WRITING BY INTEL, THE INTEL PRODUCTS ARE NOT DESIGNED NOR INTENDED FOR ANY APPLICATION IN WHICH THE FAILURE OF THE INTEL PRODUCT COULD CREATE A SITUATION WHERE PERSONAL INJ URY OR DEATH MAY OCCUR.
Intel may make changes to specifications and product descriptions at any time, without notice. Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them. The information here is subject to change without notice. Do not finalize a design with this information.
The products described in this document may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.
Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.
Copies of documents which have an order number and are referenced in this document, or other Intel literature, may be obtained by calling 1-800-5484725, or by visiting Intel's Web Site.
Intel processor numbers are not a measure of performance. Processor numbers differentiate features within each processor family, not across different processor families. See http://www.intel.com/products/processor_number for details.
BunnyPeople, Celeron, Celeron Inside, Centrino, Centrino logo, Core Inside, FlashFile, i960, InstantIP, Intel, Intel logo, Intel386, Intel486, Intel740, InteIDX2, InteIDX4, InteISX2, Intel Core, Intel Inside, Intel Inside logo, Intel. Leap ahead., Intel. Leap ahead. Iogo, Intel NetBurst, Intel NetMerge, Intel NetStructure, Intel SingleDriver, Intel SpeedStep, Intel StrataFlash, Intel Viiv, Intel vPro, Intel XScale, Itanium, Itanium Inside, MCS, MMX, Oplus, OverDrive, PDCharm, Pentium, Pentium Inside, skoool, Sound Mark, The Journey Inside, VTune, Xeon, and Xeon Inside are trademarks of Intel Corporation in the U.S. and other countries.
*Other names and brands may be claimed as the property of others.
Copyright © 2008, Intel Corporation. All rights reserved.

Contents
1.0 Features of the Intel ${ }^{\circledR}$ IXP43X Product Line of Network Processors ..... 9
1.1 Product Line Features ..... 9
1.2 Model Specific Features ..... 12
2.0 About This Document ..... 13
3.0 Functional Overview ..... 13
3.1 Key Functional Units ..... 19
3.1.1 Network Processor Engines (NPEs) ..... 19
3.1.2 Internal Bus ..... 20
3.1.2.1 North AHB ..... 20
3.1.2.2 South AHB ..... 21
3.1.2.3 Memory Port Interface ..... 21
3.1.2.4 APB Bus ..... 21
3.1.3 MII Interfaces ..... 22
3.1.4 UTOPIA Level 2 Interface ..... 22
3.1.5 USB Version 2.0 Host Interface ..... 22
3.1.6 PCI Controller ..... 23
3.1.7 DDRII/DDRI Memory Controller ..... 23
3.1.8 Expansion Interface ..... 26
3.1.9 High-Speed Serial Interface ..... 26
3.1.10 UART Interface ..... 27
3.1.11 GPIO ..... 27
3.1.12 Internal Bus Performance Monitoring Unit (IBPMU) ..... 28
3.1.13 Interrupt Controller ..... 28
3.1.14 Timers ..... 28
3.1.15 IEEE-1588 Hardware Assist ..... 29
3.1.16 Synchronous Serial Port Interface ..... 29
3.1.17 AES/DES/SHA/MD-5 ..... 29
3.1.18 Queue Manager ..... 30
3.2 Intel XScale ${ }^{\circledR}$ Processor ..... 30
3.2.1 Super Pipeline ..... 31
3.2.2 Branch Target Buffer ..... 32
3.2.3 Instruction Memory Management Unit. ..... 32
3.2.4 Data Memory Management Unit ..... 33
3.2.5 Instruction Cache ..... 33
3.2.6 Data Cache ..... 34
3.2.7 Mini-Data Cache ..... 34
3.2.8 Fill Buffer and Pend Buffer ..... 34
3.2.9 Write Buffer ..... 34
3.2.10 Multiply-Accumulate Coprocessor ..... 35
3.2.11 Performance Monitoring Unit ..... 35
3.2.12 Debug Unit ..... 36
4.0 Package Information ..... 36
4.1 Functional Signal Definitions ..... 36
4.1.1 Pin Types ..... 37
4.1.2 Pin Description Tables ..... 37
4.2 Package Description ..... 60
4.3 Signal-Pin Description ..... 62
4.4 Package Thermal Specifications ..... 83
5.0 Electrical Specifications ..... 83
5.1 Absolute Maximum Ratings and Operating Conditions ..... 83

Contents
$5.2 \mathrm{~V}_{\mathrm{CCA}}, \mathrm{V}_{\mathrm{CCP}}$ OSC, $\mathrm{V}_{\text {CCAUPLL }}$ and $\mathrm{V}_{\text {CCAUBG }}$ Pin Requirements ..... 84
5.2.1 $\mathrm{V}_{\mathrm{CC}}^{-}$Requirements ..... 84
5.2.2 $V_{\text {CCP_osc }}$ Requirements ..... 85
5.2.3 $\mathrm{V}_{\text {CCAUPLL }}$ Requirements ..... 86
5.2.4 VCcaubg Requirements ..... 86
5.3 DDRII/DDRI RCOMP and Slew Resistances Pin Requirements ..... 87
5.4 DDRII OCD Pin Requirements ..... 88
5.5 USB RCOMP and ICOMP Pin Requirements ..... 88
5.6 DC Specifications ..... 89
5.6.1 PCI DC Parameters ..... 89
5.6.2 USB DC Parameters ..... 90
5.6.3 UTOPIA Level 2 DC Parameters ..... 91
5.6.4 MII DC Parameters ..... 91
5.6.5 Management Data Interface (MDI) DC Parameters (MDC, MDIO) ..... 91
5.6.6 DDR SDRAM Bus DC Parameters ..... 92
5.6.7 Expansion Bus DC Parameters ..... 93
5.6.8 High-Speed Serial Interface DC Parameters ..... 93
5.6.9 UART DC Parameters ..... 94
5.6.10 Serial Peripheral Interface DC parameters ..... 94
5.6.11 GPIO DC Parameters ..... 94
5.6.12 JTAG DC Parameters ..... 95
5.6.13 Reset DC Parameters ..... 95
5.6.14 Remaining I/O DC Parameters ..... 95
5.7 AC Specifications ..... 96
5.7.1 Clock Signal Timings ..... 96
5.7.1.1 Processors' Clock Timings ..... 96
5.7.1.2 PCI Clock Timings ..... 98
5.7.1.3 MII Clock Timings ..... 98
5.7.1.4 UTOPIA Level 2 Clock Timings ..... 98
5.7.1.5 Expansion Bus Clock Timings ..... 98
5.7.2 Bus Signal Timings ..... 98
5.7.2.1 PCl ..... 99
5.7.2.2 USB Version 2.0 Interface ..... 100
5.7.2.3 UTOPIA Level 2 ( 33 MHz ) ..... 100
5.7.2.4 MII ..... 101
5.7.2.5 MDIO ..... 102
5.7.2.6 DDR SDRAM Bus ..... 103
5.7.2.7 Expansion Bus ..... 107
5.7.2.8 Serial Peripheral Port Interface Timing ..... 115
5.7.2.9 High-Speed, Serial Interface ..... 117
5.7.2.10 JTAG ..... 118
5.7.3 Reset ..... 119
5.7.3.1 Cold Reset. ..... 119
5.7.3.2 Hardware Warm Reset ..... 120
5.7.3.3 Soft Reset ..... 120
5.7.3.4 Reset Timings ..... 121
5.8 Power Sequence ..... 122
5.9 Power Dissipation ..... 123
5.10 Ordering Information ..... 123

## Figures

1 Intel ${ }^{\circledR}$ IXP435 Network Processor Block Diagram ..... 14
2 Intel ${ }^{\circledR}$ IXP433 Network Processor Block Diagram ..... 15
3 Intel ${ }^{\circledR}$ IXP432 Network Processor Block Diagram ..... 16
4 Intel ${ }^{\circledR}$ IXP431 Network Processor Block Diagram ..... 17
5 Intel ${ }^{\circledR}$ IXP430 Network Processor Block Diagram ..... 18
6 Intel XScale ${ }^{\circledR}$ Technology Block Diagram ..... 31
7 460-Pin PBGA Package (Side View) ..... 60
8 460-Pin PBGA Package (Top and Bottom View) ..... 61
$9 V_{\text {CCA }}$ Power Filtering Diagram ..... 85
$10 \mathrm{~V}_{\text {CCP osc }}$ Power Filtering Diagram ..... 86
$11 \mathrm{~V}_{\text {CCAUPLL }}$ Power Filtering Diagram ..... 86
$12 V_{\text {CCAUBG }}$ Power Filtering Diagram. ..... 87
13 DDRII/DDRI RCOMP Pin External Resistor Requirements ..... 87
14 DDRII OCD Pin Requirements ..... 88
15 USB RCOMP and ICOMP Pin External Resistor Requirement ..... 88
16 Typical Connection to an Oscillator ..... 97
17 Typical Connection to a Crystal ..... 97
18 PCI Output Timing ..... 99
19 PCI Input Timing ..... 99
20 UTOPIA Level 2 Input Timings ..... 100
21 UTOPIA Level 2 Output Timings ..... 101
22 MII Output Timings ..... 101
23 MII Input Timings ..... 102
24 MDIO Output Timings ..... 102
25 MDIO Input Timings ..... 103
26 DDR Clock Timing Waveform ..... 103
27 DDR SDRAM Write Timings ..... 104
28 DDR SDRAM Read Timings ..... 105
29 DDR - Write Preamble/Postamble Durations ..... 105
30 Expansion Bus Synchronous Timing ..... 107
31 Intel Multiplexed Mode ..... 108
32 Intel Simplex Mode ..... 109
33 Motorola Multiplexed Mode ..... 110
34 Motorola Simplex Mode ..... 112
35 I/O Wait Normal Phase Timing ..... 114
36 I/O Wait Extended Phase Timing ..... 115
37 Serial Peripheral Interface Timing ..... 115
38 High-Speed Serial Timings ..... 117
39 Boundary-Scan General Timings ..... 118
40 Boundary-Scan Reset Timings ..... 119
41 Reset Timings ..... 121
42 Power-up Sequence Timing ..... 122

Tables
1 Intel ${ }^{\circledR}$ IXP43X Product Line of Network Processors Features ............................................. 12
2 Related Documents.................................................................................................... 13
3 Network Processor Functions.......................................................................................... 19
4 Supported DDRI 32-bit SDRAM Configurations................................................................... 24
5 Supported DDRII 32-bit SDRAM Configurations ............................................................... 25
6 Supported DDRI 16-bit SDRAM Configurations................................................................ 25
7 Supported DDRII 16-bit SDRAM Configurations ................................................................ 25
8 GPIO Alternate Function Table......................................................................................... 27

10 Processors' Signal Interface Summary Table ...................................................................... 38
11 DDRII/I SDRAM Interface ............................................................................................... 39
12 PCI Controller .............................................................................................................. 40
13 High-Speed, Serial Interface 0 ............................................................................................ 44
14 UTOPIA Level 2/MII_A................................................................................................... 46
15 MII-C Interface .............................................................................................................. 51
16 Expansion Bus Interface............................................................................................... 52
17 UART Interface................................................................................................................... 53
18 Serial Peripheral Port Interface......................................................................................... 54
19 USB Host............................................................................................................................ 55
20 Oscillator Interface ............................................................................................................ 56
21 GPIO Interface.................................................................................................................... 56

23 System Interface......................................................................................................... 57
24 Power Interface............................................................................................................. 58
25 Part Numbers; Lead Free (pb-free) Packaging .................................................................. 61
26 Processors' Ball Map Assignments.................................................................................... 62
27 Package Thermal Characteristics..................................................................................... 83
28 Absolute Maximum Ratings....................................................................................... 83
29 Operating Conditions .................................................................................................. 83
30 DC Specifications Summary ......................................................................................... 89
31 PCI DC Parameters .............................................................................................................. 89
32 USB DC Parameters ................................................................................................ 90
33 UTOPIA Level 2 DC Parameters ....................................................................................... 91

35 MDI DC Parameters ....................................................................................................... 91
36 DDRI SDRAM Bus DC Parameters ................................................................................. 92
37 DDRII DC Parameters .................................................................................................. 92
38 Expansion Bus DC Parameters............................................................................................ 93
39 High-Speed Serial Interface DC Parameters ...................................................................... 93
40 UART DC Parameters ......................................................................................................... 94
41 Serial Peripheral Interface DC Parameters................................................................... 94
42 GPIO DC Parameters.................................................................................................... 94
43 JTAG DC Parameters................................................................................................... 95
44 PWRON_RESET _N and RESET_IN_N Parameters ........................................................... 95
45 Remaining I/O DC Parameters (JTAG, PLL_LOCK) .............................................................. 95
46 Devices' Clock Timings ................................................................................................... 96
47 Processors' Clock Timings Spread Spectrum Parameters ................................................... 96
48 PCl Clock Timings.......................................................................................................... 98
49 MII Clock Timings.......................................................................................................... 98
50 UTOPIA Level 2 Clock Timings.......................................................................................... 98
51 Expansion Bus Clock Timings ............................................................................................. 98
52 PCI Bus Signal Timings................................................................................................ 100
53 UTOPIA Level 2 Input Timings Values............................................................................ 101
54 UTOPIA Level 2 Output Timings Values ..... 101
55 MII Output Timings Values ..... 102
56 MII Input Timings Values ..... 102
57 MDIO Timings Values ..... 103
58 DDR Clock Timings ..... 104
59 DDRII-400 MHz Interface -- Signal Timings ..... 106
60 DDRI-266 MHz Interface -- Signal Timings ..... 106
61 Expansion Bus Synchronous Operation Timing Values ..... 107
62 Intel Multiplexed Mode Values ..... 108
63 Intel Simplex Mode Values ..... 110
64 Motorola Multiplexed Mode Values ..... 111
65 Motorola Simplex Mode Values ..... 112
66 Setup/Hold Timing Values in Asynchronous Mode of Operation ..... 113
67 Serial Peripheral Port I nterface Timing Values ..... 116
68 High-Speed Serial Timing Values ..... 118
69 Boundary-Scan Interface Timings Values ..... 119
70 Reset Timings Table Parameters ..... 121
71 Typical Power Dissipation Values ..... 123
72 Maximum Power Dissipation Values ..... 123

| Date | Revision | Description |
| :---: | :---: | :---: |
| December 2008 | 003 | Section 3.x <br> - Section 3.1.7 and Table 7: Added DDRII 16-bit SDRAM, 512 Mbit technology support <br> Section 4.x <br> - Table 14: Clarified resistor information for UTP_OP_FCO and UTP_OP_SOC <br> - Table 22: Updated required pull-down resistor value for JTAG_TRST <br> - Table 23: Added note to the USB_RBIASP description <br> - Table 27: Added characteristics for extended temperature <br> Section 5.x <br> - Table 46: Added additional clock timing information <br> - Table 57: Changed MDIO Timing T4 value <br> - Figure 28: Updated DDRII Read Timings figure <br> - Table 59: Changed DDRII Signal Timing TVB4 and TVA4 values <br> - Table 62 to Table 65: Updated Trdhold value <br> - Section 5.7.2.7.3: Added additional EX_IOWAIT_N information <br> - Table 72: Added Maximum Power Dissipation table <br> Added new feature: IEEE-1588 Hardware Assist support <br> Added new feature: Turbo MII Mode support <br> Incorporated specification clarifications, specification changes and document changes from Intel® IXP43X Product Line of Network Processors Specification Update (316847-004) <br> Change bars indicate areas of change. |
| August 2007 | 002 | Section 1.1, and Section 1.2: <br> - Added extended temperature support <br> - Removed references to 266 MHz clock speed on Intel ${ }^{\circledR}$ IXP43X Product Line of Network Processors <br> Section 3.0: <br> - Figure 1, Figure 2, and Figure 5: Removed 266 MHz clock speed <br> - Figure 3, and Figure 4: Modified 266 MHz clock speed to 400 MHz clock speed <br> - Removed references to 266 MHz clock speed on Intel® IXP43X Product Line of Network Processors <br> Section 4.0: <br> - Table 16: Updated required resistor value for Expansion Bus address interface <br> Section 5.0: <br> - Table 27: Updated Estimated Power Value <br> - Table 29: Removed 266 MHz for VCC <br> Section 5.9: Table 71: <br> - 1. Added DDR2 Power Dissipation value and modified the Typical Power Dissipation values <br> - 2. Removed Intel® IXP43X Product Line of Network Processors - 266 MHz |
| April 2007 | 001 | Initial release |

## $1.0 \quad$ Features of the Intel ${ }^{\circledR}$ I XP43X Product Line of Network Processors

## $1.1 \quad$ Product Line Features

Table 1 on page 12 describes the features that apply to the Intel ${ }^{\circledR}$ IXP43X Product Line of Network Processors.

This section describes all the features of this silicon. Some of the features require software delivered by Intel and those features may not be enabled with current software releases.

The features that require software are covered in this document. Refer to the Intel ${ }^{\circledR}$ IXP400 Software Programmer's Guide for information on features that are currently enabled.

- Intel XScale ${ }^{\circledR}$ Processor (compliant with Intel ${ }^{\circledR}$ StrongARM* architecture)
- High-performance processor based on Intel XScale ${ }^{\circledR}$ Technology
- Seven/eight-stage Intel ${ }^{\circledR}$ Super-Pipelined RISC Technology
- Memory management unit (MMU)
- 32-entry, data memory management unit
- 32-entry, instruction memory management unit (MMU)
- 32-Kbyte, 32-way, set associative instruction cache
- 32-Kbyte, 32-way, set associative data cache
- 2-Kbyte, two-way, set associative mini-data cache
- 128-entry, branch target buffer
- Eight-entry write buffer
- Four-entry fill and pend buffers
- Clock speeds:
- 400 MHz
- 533 MHz
- 667 MHz
- Intel ${ }^{\circledR}$ StrongARM* Version 5TE Compliant
- Intel ${ }^{\circledR}$ Media Processing Technology

Multiply-accumulate coprocessor

- Debug unit

Accessible through JTAG port

- PCI interface
- 32-bit interface
- Selectable clock
- 33-MHz clock output produced by GPIO15. Note 1
- 1- to 33-MHz clock input
- PCI Local Bus Specification, Revision 2.2 compatible
- PCI arbiter supporting up to four external PCI devices (four REQ/GNT pairs)
- Host/option capable
- Master/target capable
- Two DMA channels
- Two USB v2.0 host controller
- Low, full and high-speed capable


### 1.0 Features of the Intel ${ }^{\circledR}$ IXP43X Product Line of Network Processors

- Embedded transceiver
- EHCI Compliant
- UTMI + Level 2 compliant
- DDRI-266 or DDRII-400 interface
- Internally multi-ported memory controller unit (Three internal ports)
- 16/32-bit data
- 14-bit address
- 133.32 MHz for DDRI and 200 MHz for DDRII-400
- Supports 128/256/512/1,024-Mbit technologies for DDRI-266
- Supports 256/512-Mbit technologies for DDRII-400
- Unbuffered DDRI and DDRII SDRAM support only
- Up to eight open pages simultaneously maintained
- Support for 16 MB, minimum for DDRI-266, 32 MB minimum for DDRII-400; 1 GB, maximum for DDRI-266, 512 MBs maximum for DDRII-400
- User enabled, single bit error correction/multi-bit error detection ECC support
- Supports two physical banks of DDR SDRAM in the form of discrete chips only
- Expansion interface
- 24-bit address
- 16-bit data
- Four programmable outbound chip selects
- Outbound transfer support
- Supports Intel/Motorola microprocessor bus cycles
- Multiplexed-style and Non-multiplex bus cycles
- 16 bit Synchronous flash support
- Up to $80-\mathrm{MHz}$ operation at 25 pF load
- One UART interface
- 1,200 Baud to 921 Kbaud
- 16550 compliant
- 64-byte Tx and Rx FIFOs
- CTS and RTS modem-control signals
- Synchronous serial port interface
- Master mode only
- Serial Peripheral Interface (SPI) of Motorola
- National's Microwire
- Synchronous Serial Protocol (SSP) of Texas Instruments
- Internal bus performance monitoring unit (IBPMU)
- Seven 27-bit event counters
- Monitoring of internal-bus occurrences and duration events
- 16 GPIOs
- Four internal timers
- Watchdog timer
- 2 General-Purpose timers
- Timestamp timer
- Clock
- 33.33 MHz Oscillator
- Spread-Spectrum Support
- Packaging
- 460-pin PBGA
- 31 mm by 31 mm
- Commercial temperature ( $0^{\circ}$ to $70^{\circ} \mathrm{C}$ )
- Extended temperature ( $-40^{\circ}$ to $85^{\circ} \mathrm{C}$ )
- Lead free support

The remaining product line features listed below require software in order to be functional. To determine whether a feature is enabled or not, refer to the Intel ${ }^{\circledR}$ IXP400 Software Programmer's Guide.

- Two network processor engines (NPE A and NPE C) Used to off load typical Layer-2 networking functions such as:
- Ethernet filtering
- ATM SARing
- HDLC
- Security acceleration (AES/DES/3DES/SHA/MD-5)
- Network interfaces that can be configured in the following manner:
- Two MII interfaces
- One MII interface +1 UTOPIA Level 2 interface
- MII interfaces are:
- 802.3 MII interfaces
- Single MDIO interface to control the MII interfaces
- UTOPIA Level 2 Interface is:
- Eight-bit interface
- Up to $33-\mathrm{MHz}$ clock speed
- Five transmit and five receive address lines
- Encryption/Authentication
- DES, Triple-DES (3DES)
- AES 128-bit, 192-bit, and 256-bit
- Single-pass AES-CCM
- SHA-1, SHA-256, SHA-384, SHA-512
- MD-5
- One high-speed, serial interface
- Six-wire
- Supports speeds up to 8.192 MHz
- Supports connection to T1/E1 framers
- Supports connection to CODEC/SLICs
- Four HDLC channels
- Clock source provided from an external source or internal HSS clock divider
- IEEE 1588 Hardware Assistance
- Time master support
- Time target support

Note:

1. The Intel ${ }^{\circledR}$ IXP42X product line of network processors and Intel ${ }^{\circledR}$ IXP46X product line of network processors support up to 66 MHz PCI operations while the Intel ${ }^{\circledR}$ IXP43X Product Line supports up to 33 MHz PCI operations.

### 1.2 Model Specific Features

Table 1. Intel ${ }^{\circledR}$ IXP43X Product Line of Network Processors Features

| Features | I ntel ${ }^{\circledR}$ I XP435 Network Processor | Intel ${ }^{\circledR}$ I XP433 Network Processor | I ntel ${ }^{\circledR}$ I XP432 Network Processor | I ntel ${ }^{\circledR}$ I XP431 Network Processor | I ntel ${ }^{\circledR}$ I XP430 Network Processor |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Processor Speed (MHz) | 400 / 533 / 667 | 533 | 400 | 400 | 400 / 533 / 667 |
| GPIO | X | X | X | X | X |
| UART 0 | X | X | X | X | X |
| HSS 0 (NPE-A) ${ }^{\text {¢ }}$ | X | X |  | X |  |
| UTOPIA Level 2 (NPE A) ${ }^{\dagger}$ | X |  |  | X |  |
| MII ( $\mathrm{NPE}-\mathrm{A})^{\dagger}$ | X | X | X |  | X |
| MII (NPE-C) ${ }^{\dagger}$ | $\chi^{\dagger \dagger}$ | X | X | X | X |
| USB v. 2.0 Hosts | X | X | X | X | X |
| PCI | $\begin{gathered} 32-\mathrm{bit}, \\ \text { up to } 33-\mathrm{MHz} \end{gathered}$ | $\begin{gathered} 32-\mathrm{bit}, \\ \text { up to } 33-\mathrm{MHz} \end{gathered}$ | $\begin{gathered} 32-\mathrm{bit}, \\ \text { up to } 33-\mathrm{MHz} \end{gathered}$ | $\begin{gathered} 32-\text { bit, } \\ \text { up to } 33-\mathrm{MHz} \end{gathered}$ | $\begin{gathered} 32-\text { bit, } \\ \text { up to } 33-\mathrm{MHz} \end{gathered}$ |
| Expansion Bus | 16-bit, up to $80-\mathrm{MHz}$ | 16-bit, up to $80-\mathrm{MHz}$ | 16-bit, up to $80-\mathrm{MHz}$ | 16-bit, up to $80-\mathrm{MHz}$ | 16-bit, up to $80-\mathrm{MHz}$ |
| DDRI-266 or DDRII-400 DRAM | 16/32-bit | 16/32-bit | 16/32-bit | 16/32-bit | 16/32-bit |
| $\begin{aligned} & \text { AES/AES-CCM/DES / } \\ & \text { 3DES } \end{aligned}$ | X |  | X |  |  |
| SHA / MD-5 ${ }^{\dagger}$ | X |  | X |  |  |
| Multi-Channel HDLC ${ }^{\dagger}$ | X | X |  | X |  |
| IEEE-1588 Hardware Assistance ${ }^{\dagger}$ | X | X | X | X | X |
| SSP | X | X | X | X | X |
| Commercial Temperature | X | X | X | X | X |
| Extended Temperature | X |  |  |  | X |
| $\dagger$ These features require Intel supplied software to be operational. Refer to the Intel ${ }^{\circledR}$ IXP400 Software Programmer's <br> Guide to determine whether a feature is enabled or not. <br> $\dagger \dagger$ Only $110 / 100$ MAC is available if the UTOPIA interface is used. |  |  |  |  |  |

### 2.0 About This Document

This document provides the following:

- Functional overview of the Intel ${ }^{\circledR}$ IXP43X Product Line of Network Processors
- Mechanical data (package signal locations and simulated thermal characteristics)
- Targeted electrical specifications
- Bus functional wave forms for the device

Detailed functional description other than parametric performance is published in the Intel ${ }^{\circledR}$ IXP43X Product Line of Network Processors Developer's Manual.

Other related documents are shown in Table 2.
Table 2. Related Documents

| Document Title | Document \# |
| :--- | :---: |
| Intel XScale ${ }^{\circledR}$ Processor Developer's Manual | 273473 |
| Intel XScale ${ }^{\circledR}$ Microarchitecture Technical Summary | - |
| Intel ${ }^{\circledR}$ IXP43X Product Line of Network Processors Developer's Manual | 316843 |
| Intel ${ }^{\circledR}$ IXP4XX Product Line of Network Processors Specification Update | 306428 |
| Intel ${ }^{\circledR}$ IXP400 Software Programmer's Guide | 252539 |
| Enabling Time Synchronization (IEEE-1588) Hardware on Intel® IXP43X Product Line of <br> Network Processors Application Note | 313857 |
| Enabling TMII Hardware on Intel® IXP43X Product Line of Networks Processors Application <br> Note | 319092 |
| PCI Local Bus Specification, Revision 2.2 | N/A |
| Universal Serial Bus Specification, Revision 1.1 | N/A |
| DDRI Specification | N/A |
| DDRII Specification | N/A |

### 3.0 Functional Overview

The Intel ${ }^{\circledR}{ }_{1}$ XP43X Product Line of Network Processors is compliant with the Intel ${ }^{\circledR}$ StrongARM* Version 5TE instruction-set architecture (ISA). The IXP43X network processors are designed with Intel 0.13 -micron semiconductor process technology. This process technology along with the compactness of the Intel ${ }^{\circledR}$ StrongARM ${ }^{*}$ RISC ISA, which has the ability to simultaneously process data with up to two integrated network processing engines (NPE A and NPE C), and numerous dedicated-function peripheral interfaces enables the IXP43X network processors to operate over a wide range of low cost networking applications with industry-leading performance.

As indicated in Figure 1, Figure 2, Figure 3, Figure 4, and Figure 5, the IXP43X network processors combine many features with the Intel XScale ${ }^{\circledR}$ Processor to create a highly integrated processor applicable to LAN/WAN-based networking applications in addition to other embedded networking applications.

This section describes the main features of the product. For detailed functional description, see the Intel ${ }^{\circledR}$ IXP43X Product Line of Network Processors Developer's Manual.

Figure 1. Intel ${ }^{\circledR}$ IXP435 Network Processor Block Diagram


Figure 2. Intel ${ }^{\circledR}$ I XP433 Network Processor Block Diagram


Figure 3. Intel ${ }^{\circledR}$ IXP432 Network Processor Block Diagram


Figure 4. Intel ${ }^{\circledR}$ I XP431 Network Processor Block Diagram


Figure 5. Intel ${ }^{\circledR}$ IXP430 Network Processor Block Diagram


### 3.1 Key Functional Units

The following sections describe the functional units and their interaction in the system. For more detailed information, refer to the Intel ${ }^{\circledR}$ IXP43X Product Line of Network Processors Developer's Manual.

Unless otherwise specified, the functional description applies to all the network processors in the IXP43X product line. For specific information on supported interfaces, refer to Table 1 on page 12. For model-specific block diagrams, see Figure 1 on page 14, Figure 2 on page 15, Figure 3 on page 16, Figure 4 on page 17, and Figure 5 on page 18.

### 3.1.1 Network Processor Engines (NPEs)

The Network Processor Engines (NPEs) are dedicated-function processors containing hardware coprocessors integrated into the IXP43X network processors. The NPEs are used to off-load processing function required by the Intel XScale processor.

These NPEs are high-performance, hardware-multi-threaded processors with additional local hardware assist functionality used to off load highly processor intensive functions such as MII (MAC), CRC checking/generation, AAL segmentation and re-assembly, AES, AES-CCM, DES, 3DES, SHA-1/256/384/512, MD5, and so forth.

All instruction code for the NPEs are stored locally and is accessed using a dedicated instruction memory bus. Similarly, separate dedicated data memory bus allows access to local code store and DDRII/DDRI SDRAM through the AHB bus.

These NPEs support processing of the dedicated peripherals that can include:

- A universal test and operation PHY interface for ATM UTOPIA Level 2 interface
- One high-speed serial (HSS) interface
- Up to two media-independent interface (MII)

Table 3 specifies the possible combination of interfaces for the NPEs contained in the IXP43X network processors. These configurations are determined by the factory programmed fuse settings or by the software that configures the part during boot-up.

Table 3. Network Processor Functions

| Device | UTOPI A <br> Level 2 | HSS | MI I A | MI I C | AES / DES / <br> 3DES | HDLC | SHA/ MD-5 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Configuration 0 | $X$ | $X$ |  | $X$ | $X$ | 4 | $X$ |
| Configuration 1 |  | $X$ | $X$ | $X$ | $X$ | 4 | $X$ |

The NPE core is a hardware-multi-threaded processor engine that is used to accelerate functions that are difficult to achieve high performance in a standard RISC processor. Each NPE core is a $133.32-\mathrm{MHz}$ (or $4^{*}$ OSC IN input pin) processor core that has self- contained instruction memory and self-contained data memory that operate in parallel. Each NPE core has $4 \mathrm{~K} \times 29$ bit of instruction memory and 4 K words of data memory.

In addition to having separate instruction/data memory and local-code store, the NPE core supports hardware multi-threading with support for multiple contexts. The support of hardware multi-threading creates an efficient processor engine with minimal processor stalls due to the ability of the processor core to switch contexts in a single clock cycle, based on a prioritized/preemptive basis. The prioritized/preemptive nature of the context switching allows time-critical applications to be implemented in a low-latency fashion that are required while processing multi-media applications.

The NPE core also connects to several hardware-based coprocessors that are used to implement functions that are difficult for a processor to implement. These functions include:

- HSS serialization/ De-serialization
- DES/3DES/AES
- MD-5
- UTOPIA Level 2 Framing
- CRC checking/generation
- SHA-1/256/384/512
- HDLC bit stuffing/de-stuffing
- Fast Ethernet Media Access Controller functionality

These coprocessors are implemented in hardware, enabling the coprocessors and the NPE processor core to operate in parallel.

The combined forces of the hardware multi-threading, local-code store, independent instruction memory, independent data memory, and parallel processing contained on the NPE allows the Intel XScale processor to be utilized for application purposes. The multi-processing capability of the peripheral interface functions allows unparalleled performance to be achieved by the application running on the Intel XScale processor.

### 3.1.2 Internal Bus

The internal bus architecture of the IXP43X network processors is designed to allow parallel processing to occur and to isolate bus utilization, based on particular traffic patterns. The bus is segmented into four major buses:

- North advanced, high-performance bus (AHB)
- South AHB
- Memory port interface
- Advanced peripheral bus (APB)


### 3.1.2.1 North AHB

The North AHB is a $133.32-\mathrm{MHz}$, 32-bit bus that can be mastered by the NPE A, or NPE C. The targets of the North AHB can be the DDRII/DDRI SDRAM or the AHB/AHB bridge. The AHB/AHB bridge allows the NPEs to access peripherals and internal targets on the South AHB.

Data transfers by the NPEs on the North AHB to the South AHB are targeted predominately to the queue manager. Transfers to the AHB/AHB bridge can be posted when writing or split when reading

When a transaction is posted, a master on the North AHB requests a write to a peripheral on the South AHB. If the AHB/AHB Bridge has a free FIFO location, the write request is transferred from the master on the North AHB to the AHB/AHB bridge. The AHB/AHB bridge completes a write on the South AHB once it obtains access to the peripheral on the South AHB. The North AHB is released to complete another transaction.

When a transaction is split, a master on the North AHB requests a read of a peripheral on the South AHB. If the AHB/AHB bridge has a free FIFO location, the read request is transferred from the master on the North AHB to the AHB/AHB bridge. The AHB/AHB bridge completes a read on the South AHB once it obtains access to the peripheral on the South AHB.

Once the $A H B / A H B$ bridge has obtained the read information from the peripheral on the South AHB, the AHB/AHB bridge notifies the arbiter, on the North AHB, that the AHB/ AHB bridge has the data for the master that requested the split transfer. The master on the North AHB that requested the split transfer arbitrates for the North AHB and

[^0]transfers the read data from the $\mathrm{AHB} / \mathrm{AHB}$ bridge. The North AHB is released to complete another transaction as the North AHB master that requested the split transfer waits for the data to arrive.

These posting and splitting transfers allow control of the North AHB to be given to another master on the North AHB enabling the North AHB to achieve maximum efficiency. Transfers to the AHB/AHB bridge are considered to be small and infrequent, relative to the traffic passed between the NPEs and the DDRII/DDRI SDRAM on the North AHB.

When multiple masters arbitrate for the North AHB, the masters are awarded access to the bus in a round-robin fashion. Each transaction is no longer than an eight-word burst. This implementation promotes fairness within the system.

### 3.1.2.2 South AHB

The South AHB is a $133.32-\mathrm{MHz}$ (that is $4^{*}$ OSC_IN input pin), 32 -bit bus that can be mastered by the Intel XScale processor, PCI controller, USB Host Controller, and the AHB/AHB bridge. The targets of the South AHB Bus can be the DDRII/DDRI SDRAM, PCI Controller, Queue Manager, Expansion Bus, or the AHB/APB bridge.

Accessing across the APB/AHB bridge allows interfacing to peripherals attached to the APB . The Expansion bus and PCl controller can be configured to support split transfers.

Arbitration on the South AHB are round-robin. Each transaction to be no longer than an eight-word burst. This implementation promotes fairness within the system.

### 3.1.2.3 Memory Port I nterface

The Memory Port Interface (MPI) is a 64-bit bus that provides the Intel XScale processor a dedicated interface to the DDRII/DDRI SDRAM. The Memory Port Interface operates at 133.32 MHz when DDRI SDRAM is used, and 200 MHz when DDRII SDRAM is used

The Memory Port Interface stores memory transactions from the Intel XScale processor, which have not been processed by the Memory Controller. The Memory Port Interface supports eight core processor read transactions up to 32 bytes each. That total equals the maximum number of outstanding transaction the Core Processor Bus Controller can support. (That includes core DCU [4-load requests to unique cache lines], IFU [2 - prefetch], IMM [1- tablewalk], DMM [1- tablewalk].)

The Memory Port Interface also supports eight core-processor-posted write transactions up to 16 bytes each.

Arbitration on the Memory Port Interface is not required due to no contention with other masters. Arbitration exists in the DDRII/DDRI memory controller between all of the main internal busses.

### 3.1.2.4 APB Bus

The APB Bus is a $66.66-\mathrm{MHz}, 32$-bit bus that is mastered by the AHB/APB bridge only. The targets of the APB bus are:

```
- Timers
- UART
```

- The internal bus performance monitoring unit (IBPMU)
- GPIOs
- Synchronous Peripheral Port Interface
- All NPEs
- Interrupt controller
- IEEE-1588 Hardware Assist

The APB interface is also used as an alternate-path interface to the NPEs and is used for NPE code download and configuration.

No arbitration is required due to a single master implementation.

### 3.1.3 MII Interfaces

The IXP43X product line of network processors can be configured to support up to two industry-standard MII interfaces. These interfaces are integrated into the IXP43X network processors with separate media-access controllers and in many cases independent network processing engines. Refer Table 3 for allowable combinations.

The independent NPEs and MACs allow parallel processing of data traffic on the MII interfaces and off loading of processing required by the Intel XScale processor. The IXP43X network processors are compliant with IEEE 802.3 specification.

In addition to the MII interfaces, the IXP43X network processors includes a single management data interface that is used to configure and control PHY devices that are connected to the MII interfaces.

TMII (Turbo Media Independent Interface), also called Turbo MII, is used to increase the MII clock from 25 MHz to 50 MHz . The purpose of the Turbo MII is to enhance LAN throughput performance by doubling the MII clock rate. TMII is supported in Intel® IXP400 Software Release 3.01. Please refer to the Enabling TMII Hardware on Intel ${ }^{\circledR}$ IXP435 Product Line of Networks Processors Application Note for more information.

### 3.1.4 UTOPI A Level 2 Interface

The integrated UTOPIA Level 2 interface works with a network-processing engine core for several of the IXP43X network processors. The pins of the UTOPIA Level 2 interface are multiplexed with one of the MII interfaces. Refer Table 3 for additional information.

The UTOPIA Level 2 interface supports a single- or a multiple-physical-interface configuration with cell-level or octet-level handshaking. The network processing engine handles segmentation and reassembly of ATM cells, CRC checking/generation, and transfer of data to/from memory. This allows parallel processing of data traffic on the UTOPIA Level 2 interface, off-loading these processing tasks from the Intel XScale processor.

The IXP43X network processors are compliant with the ATM Forum, UTOPIA Level- 2 Specification, Revision 1.0.

### 3.1.5 USB Version 2.0 Host Interface

USB Host functionality is implemented on the IXP43X network processors. The function being performed is defined by the USB 2.0 specification, maintained by usb.org and the interface is EHCl compliant, as defined by Intel.

Supported features are:

- Host function
- Low-speed interface
- Full-speed interface
- High-speed interface
- EHCI register interface
- UTMI + Level 2 Compliant

The following is a partial list of features that are not supported:

- Device function
- OTG function


### 3.1.6 PCI Controller

The PCI controller in the IXP43X network processors is compatible with the PCI Local Bus Specification, Rev. 2.2. The PCl interface is 32-bit compatible bus and capable of operating as either a host or an option (that is, not the Host). This PCI implementation supports $3.3 \mathrm{VI/O}$ and 33 MHz only.

### 3.1.7 DDRII/ DDRI Memory Controller

The IXP43X network processors integrate a high-performance, multi-ported Memory Controller Unit (MCU) to provide a direct interface between IXP43X network processors and their local memory subsystem. The MCU supports:

- DDRI 266 or DDRII-400 SDRAM
- 128/256/512-Mbit, 1-Gbit DDRI SDRAM technology support
- Supports 256/512-Mbit technologies for DDRII-400
- Only unbuffered DRAM support (No registered DRAM support)
- Dedicated port for Intel XScale processor to DDRII/DDRI SDRAM
- Between 32 MBs and 1-GB of 32-bit DDRI SDRAM
- Between 64 MBs and 512 MBs of 32 -bit DDRII SDRAM
- 16MB for 16-bit memory systems for DDRI SDRAM (non-ECC) supporting 128-Mbit technology only
- 32MB / 64MB for 16-bit memory systems for DDRII SDRAM (non-ECC) supporting 256-Mbit / 512-Mbit technology.
- Single-bit error correction, multi-bit detection support (ECC)
- 32-bit, 40-bit wide memory interfaces (non-ECC and ECC support), and 16-bit wide memory interfaces (non-ECC)

The DDRII/DDRI SDRAM interface provides a direct connection to a high-bandwidth and reliable memory subsystem. The DDRII/DDRI SDRAM interface is a 16 or 32 -bitwide data path.

An 8-bit Error Correction Code (ECC) across each 32-bit word improves system reliability. It is important to note that ECC is also referred to as CB in many DIMM specifications. The pins on the IXP43X network processors are called DDR_CB[7:0]. ECC is only implemented in the 32-bit mode of operation. The algorithm used to generate the 8 -bit ECC is implemented over 64-bit.

The ECC circuitry is designed to operate always on a 64-bit data and when operating in 32 -bit mode, the upper 32 bits are driven to zeros internally. To summarize the impact to the customer, the full 8 bits of ECC is stored and read from a memory array for the ECC logic to work. An 8-bit-wide memory is used when implementing ECC.

The memory controller only corrects single bit ECC errors on read cycles. The ECC is stored into the DDRII/DDRI SDRAM array along with the data and is checked when the data is read. If the code is incorrect, the MCU corrects the data (if possible) before reaching the initiator of the read. ECC error scrubbing is done with software. User-defined fault correction software is responsible for scrubbing the memory array and handling double-bit errors.

To limit double-bit errors from occurring, periodically reading the entire usable memory array allows the hardware unit within the memory controller to correct any single-bit, ECC errors that may have occurred prior to these errors becoming double-bit ECC errors. Implementing this method is system-dependent.

It is important to note that when sub-word writes (byte writes or half-word writes within a
word-aligned boundary) are done to a 32-bit memory with ECC enabled, the memory controller performs read-modify writes. There is a performance impact with read-modify writes that must be considered when writing software.

With read-modify writes, the memory controller reads the 32-bit word that encompasses the byte that is to be written when a byte write is requested. The memory controller modifies the specified byte, calculates a new ECC, and writes the entire 32-bit word back into the memory location it was read from.

The value written back into the memory location contains the 32 -bit word with the modified byte and the new ECC value.

The MCU supports two physical banks of DDRII/DDRI SDRAM. The MCU has support for unbuffered DDRI 266 and DDRII 400 in the form of discrete chips only.

The MCU supports a memory subsystem ranging from 32 MB to 1 GB for 32-bit memory systems for DDRI SDRAM, from 64 MB to 512 MB for 32-bit memory systems for DDRII SDRAM, and supports 16 MB for 16 -bit memory systems for DDRI SDRAM (non-ECC), and 32 MB for 16-bit memory systems for DDRII SDRAM (non-ECC). An ECC or non-ECC system can be implemented using x8, or x16 devices. Table 4, Table 5, Table 6 and Table 7 illustrate the supported DDRII/DDRI SDRAM configurations

The two DDRII/DDRI SDRAM chip enables (DDR_CS_N[1:0]) support a DDRII/DDRI SDRAM memory subsystem consisting of two banks. The base address for the two contiguous banks are programmed in the DDRII/DDRI SDRAM Base Register (SDBR) and is aligned to a 16 MB boundary. The size of each DDRII/DDRI SDRAM bank is programmed with the DDRII/DDRI SDRAM boundary registers (SBRO and SBR1).

The DDRII/DDRI SDRAM devices comprise four internal leaves. The MCU controls the leaf selects within DDRII/DDRI SDRAM by toggling DDR_BA[0] and DDR_BA[1].

Table 4. Supported DDRI 32-bit SDRAM Configurations (Sheet 1 of 2)

| DDR SDRAM Technology | DDR SDRAM Arrangement | \# Banks | Address Size |  | Leaf Select |  | Total Memory Size ${ }^{\text {a }}$ | $\begin{aligned} & \text { Page } \\ & \text { Size } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Row | Column | DDR_BA[1] | DDR_BA[0] |  |  |
| $128 \mathrm{Mbit}^{\text {c }}$ | $16 \mathrm{M} \times 8$ | 1 | 12 | 10 | ADDR[26] | ADDR[25] | 64 M | 4KB |
|  |  | 2 |  |  |  |  | 128 M | 4KB |
|  | $8 \mathrm{M} \times 16$ | 1 | 12 | 9 | ADDR[25] | ADDR[24] | 32 M | 2KB |
|  |  | 2 |  |  |  |  | 64 M | 2KB |
| 256 Mbit | $32 \mathrm{M} \times 8$ | 1 | 13 | 10 | ADDR[27] | ADDR[26] | 128 M | 4KB |
|  |  | 2 |  |  |  |  | 256 M | 4KB |
|  | $16 \mathrm{M} \times 16$ | 1 | 13 | 9 | ADDR[26] | ADDR[25] | 64 M | 2KB |
|  |  | 2 |  |  |  |  | 128 M | 2KB |

Table 4. Supported DDRI 32-bit SDRAM Configurations (Sheet 2 of 2)

| DDR SDRAM Technology | DDR SDRAM Arrangement | \# Banks | Address Size |  | Leaf Select |  | Total Memory Size ${ }^{\text {a }}$ | $\begin{aligned} & \text { Page } \\ & \text { Sizeb } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Row | Column | DDR_BA[ 1] | DDR_BA[0] |  |  |
| 512 Mbit | $64 \mathrm{M} \times 8$ | 1 | 13 | 11 | ADDR[28] | ADDR[27] | 256 M | 8KB |
|  |  | 2 |  |  |  |  | 512 M | 8KB |
|  | $32 \mathrm{M} \times 16$ | 1 | 13 | 10 | ADDR[27] | ADDR[26] | 128 M | 4KB |
|  |  | 2 |  |  |  |  | 256 M | 4KB |
| $1 \mathrm{Gbit}^{\text {c }}$ | 128 M x 8 | 1 | 14 | 11 | ADDR[29] | ADDR[28] | 512 M | 8KB |
|  |  | 2 |  |  |  |  | 1 G | 8KB |
|  | $64 \mathrm{M} \times 16$ | 1 | 14 | 10 | ADDR[28] | ADDR[27] | 256 M | 4KB |
|  |  | 2 |  |  |  |  | 512 M | 4KB |

a. Table indicates 32-bit wide memory subsystem sizes.
b. Table indicates 32 -bit wide memory page sizes.
c. Supported with DDR SDRAM only

Table 5. Supported DDRII 32-bit SDRAM Configurations

| DDR SDRAM Technology | DDR SDRAM Arrangement | \# of Banks | Address Size |  | Leaf Select |  | Total Memory Size | Page |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Row | Column | DDR_BA[ 1] | DDR_BA[0] |  |  |
| 256 Mbit | $32 \mathrm{M} \times 8$ | 1 | 13 | 10 | ADDR[27] | ADDR[26] | 128MB | 4KB |
|  |  | 2 |  |  |  |  | 256MB | 4KB |
|  | 16M x16 | 1 | 13 | 9 | ADDR[26] | ADDR[25] | 64MB | 2KB |
|  |  | 2 |  |  |  |  | 128MB | 2KB |
| 512 Mbit | $64 \mathrm{M} \times 8$ | 1 | 14 | 10 | ADDR[28] | ADDR[27] | 256MB | 4KB |
|  |  | 2 |  |  |  |  | 512 MB | 4KB |
|  | $32 \mathrm{M} \mathrm{x16}$ | 1 | 13 | 10 | ADDR[27] | ADDR[26] | 128MB | 4KB |
|  |  | 2 |  |  |  |  | 256MB | 4KB |

Table 6. Supported DDRI 16-bit SDRAM Configurations

| DDR SDRAM Technology | DDR SDRAM Arrangement | \# of Banks | Address Size |  | Leaf Select |  | Total Memory Size | Page Size |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Row | Column | DDR_BA[1] | DDR_BA[0] |  |  |
| 128 Mbit | 8M x16 | 1 | 12 | 9 | ADDR[23] | ADDR[22] | 16MB | 1KB |

Table 7. Supported DDRII 16-bit SDRAM Configurations

| DDR SDRAM Technology | DDR SDRAM Arrangement | \# of Banks | Address Size |  | Leaf Select |  | Total Memory Size | Page Size |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Row | Column | DDR_BA[1] | DDR_BA[0] |  |  |
| 256 Mbit | $16 \mathrm{M} \times 16$ | 1 | 13 | 9 | ADDR[24] | ADDR[23] | 32 MB | 1KB |
| 512 Mbit | $32 \mathrm{M} \times 16$ | 1 | 13 | 10 | ADDR[27] | ADDR[26] | 64MB | 4KB |

The memory controller internally interfaces with the North AHB, South AHB, and
Memory Port Interface with independent interfaces. This architecture allows
DDRII/DDRI SDRAM transfers to be interleaved and pipelined to achieve maximum possible efficiency.

The MCU supports DDRII/DDRI SDRAM burst length of four for 32-bit and 16-bit data bus width options. A burst length of four enables seamless read/write bursting of long data streams as long as the memory transaction does not cross the page boundary. Page boundaries are at naturally aligned boundaries. The MCU ensures that the page boundary is not crossed within a single transaction by initiating a disconnect at next ADB (128-byte address boundary) on the internal bus prior to the page boundary.

The programming priority of the MCU is for the Memory Port Interface to have the highest priority and two AHB ports has the next highest priority. For more information on MCU arbitration support and configuration see the Intel ${ }^{\circledR}$ IXP43X Product Line of Network Processors Developer's Manual.

One item to be aware of is that when ECC is being used, the memory chip chosen to support the ECC must match that of the technology chosen on the interface. Therefore, if x8 in a given configuration technology is chosen then the ECC memory chip is the same. If a x16 configuration is chosen then a x16 chip is to be used for the ECC chip.

### 3.1.8 Expansion Interface

The expansion interface allows easy and in most cases glue-less connection to peripheral devices. It also provides input information for device configuration after reset.

Some of the peripheral device types are Intel multiplexed, Intel non-multiplexed, Numonyx* StrataFlash ${ }^{\circledR}$, Synchronous Numonyx* StrataFlash ${ }^{\circledR}$ Memory, Motorola multiplexed and Motorola non-multiplexed target devices.

The expansion interface functions support 8 -bit or 16 -bit data operation and allows an address range of 512 bytes to 16 MBs, using 24 address lines for each of the four independent chip selects.

Access to the expansion-bus interface is completed in five phases. Each of the five phases can be lengthened or shortened by setting various configuration registers on a per-chip-select basis. This feature allows the IXP43X network processors to connect to a wide variety of peripheral devices with varying speeds.

The expansion interface supports Intel or Motorola microprocessor-style bus cycles. The bus cycles can be configured to be multiplexed address/data cycles or separate address/data cycles for each of the four chip-selects.

The expansion interface is an asynchronous interface to externally connected chips. A clock is supplied to the IXP43X network processors expansion interface for proper operation. This clock can be driven from GPIO 15 or an external source. Devices on the expansion bus can be clocked by an external clock at a rate of up to 80 MHz . If GPIO 15 is used as the clock source, the Expansion Bus interface can only be clocked at a maximum of 33.33 MHz . GPIO 15's maximum clock rate is 33.33 MHz .

### 3.1.9 High-Speed Serial I nterface

The high-speed serial interface (HSS) is a six-signal interface that support serial transfer speeds from 512 KHz to 8.192 MHz , for some of the IXP43X network processors.

The interface allows direct connection of up to four T1/E1 framers and CODEC/SLICs to the IXP43X network processors. The high-speed, serial interface is capable of supporting various protocols, based on the implementation of the code developed for the network processor engine core.

For a list of supported protocols, see the Intel ${ }^{\circledR}$ IXP400 Software Programmer's Guide.

[^1]
## 3.1 .10

UART Interface
The UART interface is a 16550-compliant UART with the exception of transmit and receive buffers. Transmit and receive buffers are 64 bytes-deep versus the 16 bytes required by the 16550 UART specification.

The interface can be configured to support speeds from 1,200 Baud to 921 Kbaud. The interface supports the following configurations:

- Five, six, seven, or eight data-bit transfers
- One or two stop bits
- Even, odd, or no parity

The request-to-send (RTSO_N) and clear-to-send (CTSO_N) modem control signals also are available with the interface for hardware flow control.

### 3.1.11 GPIO

16 GPIO pins are supported by the IXP43X network processors. The GPIO pins 0 through 15 can be configured to be general-purpose input or general-purpose output. Additionally, GPIO pins 0 through 12 can be configured to be an interrupt input.

GPIO Pin 1 can also be configured as a clock input for an external USB 2.0 Host Bypass clock. When spread spectrum clocking (SSC) is used, an external clock should be used as the source for the USB 2.0 Host clock. Refer to the Intel ${ }^{\circledR}$ IXP43X Product Line of Network Processors Developer's Manual for more information.

GPIO Pin 14 and GPIO 15 can also be configured as a clock output. The output-clock configuration can be set at various speeds, up to 33.33 MHz , with various duty cycles. GPIO Pin 14 is configured as an input, upon reset. GPIO Pin 15 is configured as an output, upon reset. GPIO Pin 15 can be used to clock the expansion interface, after reset.

Table 8. GPIO Alternate Function Table

| GPIO Pin Number | GPIO function | Alternate Function |
| :---: | :--- | :--- |
| 0 | General purpose input/output or interrupt source | Reserved |
| $1^{\dagger}$ | General purpose input/output or interrupt source | External USB 48 MHz Bypass <br> Clock |
| 2 | General purpose input/output or interrupt source | Reserved |
| 3 | General purpose input/output or interrupt source | Reserved |
| 4 | General purpose input/output or interrupt source | Reserved |
| 5 | General purpose input/output or interrupt source | Reserved |
| 6 | General purpose input/output or interrupt source | Auxiliary IEEE-1588 Master <br> Snapshot |
| 7 | General purpose input/output or interrupt source | Reserved |
| 9 | General purpose input/output | Reserved |
| $9: 12$ |  | Reseriliary IEEE-1588 Slave <br> Snapshot |
| 13 |  |  |

Table 8. GPI O Alternate Function Table

| GPIO Pin Number | GPIO function | Alternate Function |
| :---: | :--- | :--- |
| 14 | General purpose input/output or output clock | Output clock 14 |
| 15 | Output Clock or General purpose input/output $^{\text {14 }}$ Output clock 15 |  |
| $\dagger$When a spread spectrum clock is used, GPIO Pin 1 should be configured as an input clock for USB <br> Host. See the Intel ${ }^{\circledR}$ IXP43X Product Line of Network Processors Developer's Manual for detailed <br> information. |  |  |

### 3.1.12 Internal Bus Performance Monitoring Unit (I BPMU)

The IXP43X network processors contain a performance monitoring unit that can be used to capture predefined events within the system outside of the Intel XScale processor. These features aid in measuring and monitoring various system parameters that contribute to the overall performance of the processor.

The Performance Monitoring (PMON) facility provided comprises:

- Eight Programmable Event Counters (PECx) clocked by AHB clock(133MHz)
- Eight Programmable Event Counters (MPECx) clocked by MCU clock(133MHz/ 200MHz)
- Previous Master/Slave Register
- Event Selection Multiplexor
- Simultaneous event counting

The programmable event counters are 27 bits wide. Each counter can be programmed to observe one event from a defined set of events. An event consists of a set of parameters that define a start condition and a stop condition.

The monitored events are selected by programming the Event Select Registers (ESR).

### 3.1.13 I nterrupt Controller

The IXP43X network processors implement up to 64 interrupt sources to allow an extension of the FIQ and IRQ interrupt sources of Intel XScale processor. These sources can originate from some external GPIO pins, internal peripheral interfaces, or internal logic.

The interrupt controller can configure each interrupt source as an FIQ, IRQ, or disabled. The interrupt source are prioritize in an ascending order.For example, Interrupt 0 has higher priority than 1, Interrupt 8 has a higher priority than 9,9 has a higher priority than 10, and 30 has a higher priority that 31.

Additionally, the interrupt sources tied to Interrupt 0 to 7 can be prioritized. For example, Interrupt 7 can be prioritize over Interrupt 0.

### 3.1.14 Timers

The IXP43X network processors contain four internal timers operating at 66.66 MHz (that is $2 *$ OSC_IN input pin) that allows task scheduling and prevent software lock-ups. The device has four 32-bit counters:

- Watch-Dog Timer • Timestamp Timer • Two general-purpose Timers

The Timestamp Timer and the two general-purpose timers have the optional ability to use a pre-scaled clock. A programmable pre-scaler can be used to divide the input clock by a 16-bit value. The input clock can be either the APB clock ( 66.66 MHz ) or a $20-n s$ version of the APB clock ( 50 MHz ). By default all timers use the APB clock.

The 16-bit pre-scale value ranges from divide by 2 to 65,536 and results in a new clock enable available for the timers that ranges from 33.33 MHz down to $1,017.26 \mathrm{~Hz}$.

The Timestamp Timer also contains a 32-bit compare register that allows an interrupt to be created at times other than time 0.

### 3.1.15 IEEE-1588 Hardware Assist

In a distributed control system containing multiple clocks, individual clocks tend to drift apart. Some kind of correction mechanism is necessary to synchronize the individual clocks to maintain global time, which is accurate to some clock resolution. The IEEE1588 standard for a precision clock synchronization protocol for networked measurement and control systems can be used for this purpose. The IEEE-1588 standard defines several messages that can be used to exchange timing information.

The IXP43X network processors implement the IEEE-1588 hardware-assist logic on three of the MII interfaces. Using the hardware assist logic along with software running on the Intel XScale ${ }^{\circledR}$ processor, a full source or sink capable IEEE- 1588 compliant network node can be implemented.

The GPIO[8: 7] pins must be tied with a $10 K \Omega$ pull-down resistor when using the IEEE1588 feature.

Please refer to the Enabling Time Synchronization (IEEE-1588) Hardware on Intel ${ }^{\circledR}$ IXP43X Product Line of Networks Processors Application Note for more information on software requirements.

### 3.1.16 Synchronous Serial Port Interface

The IXP43X network processors have a dedicated Synchronous Serial Port (SSP) interface. The SSP interface is a full-duplex synchronous serial interface. It can connect to a variety of external analog-to-digital (A/D) converters, audio and telecom CODECs, and many other devices that use serial protocols for transferring data.

It supports National's Microwire, Synchronous Serial Protocol (SSP) of Texas Instruments, and Serial Peripheral Interface (SPI) protocol of Motorola.

The SSP operates in master mode (the attached peripheral functions as a slave), and supports serial bit rates from 7.2 Kbps to 1.8432 Mbps using the on-chip, $3.6864-\mathrm{MHz}$ clock. Serial data formats may range from 4 to 16 bits in length. Two on-chip register blocks function as independent FIFOs for data, one for each direction. The FIFOs are 16 entries deep x 16 bits wide. Each 32-bit word from the system fills one entry in a FIFO using the lower half 16 -bits of a 32 -bit word.

### 3.1.17 AES/ DES/ SHA/ MD-5

The IXP43X network processors implement chip hardware acceleration for underlying security and authentication algorithms.

The encryption/decryption algorithms supported are AES, single pass AES-CCM, DES, and triple DES. These algorithms are commonly found when implementing IPSEC, VPN, WEP, WEP2, WPA, and WPA2.

The authentication algorithms supported are MD-5, SHA-1, SHA-256, SHA-384, and SHA-512. Inclusion of SHA-384 and SHA-512 allows 256-bit key authentication to pair up with 256 -bit AES support.

### 3.1.18 Queue Manager

The Queue Manager provides a means for maintaining coherency for data handling between various processor cores contained on the IXP43X network processors (NPE to NPE, NPE to Intel XScale processor, and so on). It maintains the queues as circular buffers in an embedded 8-Kbyte SRAM. The Queue Manager also implements the status flags and pointers required for each queue.

The Queue Manager manages 64 independent queues. Each queue can be configured for buffer and entry size. Additionally status flags are maintained for each queue.

The Queue Manager interfaces include an Advanced High-performance Bus (AHB) interface to the NPEs and Intel XScale processor (or any other AHB bus master), a Flag Bus interface, an event bus (to the NPE condition select logic), and two interrupts to the Intel XScale processor.

The AHB interface is used for configuration of the Queue Manager and provides access to queues, queue status, and SRAM. Individual queue status for queues $0-31$ is communicated to the NPEs through the flag bus. Combined queue status for queues 32-63 are communicated to the NPEs through the event bus. The two interrupts, one for queues $0-31$ and one for queues 32-63, provide status interrupts to the Intel XScale processor.

### 3.2 Intel XScale ${ }^{\circledR}$ Processor

The Intel XScale technology is compliant with the Intel ${ }^{\circledR}$ StrongARM* Version 5TE instruction-set architecture (ISA). The Intel XScale processor, shown in Figure 6, is designed with Intel 0.13 -micron production semiconductor process technology. This process technology, with the compactness of the Intel ${ }^{\circledR}$ StrongARM ${ }^{*}$ RISC ISA enables the Intel XScale processor to operate over a wide speed and power range, producing industry-leading mW/MIPS performance.

The features of the Intel XScale processor include:

- Seven/eight-stage super-pipeline promotes high-speed, efficient core performance
- 128-entry branch target buffer keeps pipeline filled with statistically correct branch choices
- 32-entry instruction memory-management unit for logical-to-physical address translation, access permissions, and Instruction-Cache (I-cache) attributes
- 32-entry data-memory management unit for logical-to-physical address translation, access permissions, Data-Cache (D-Cache) attributes
- 32-Kbyte instruction cache can hold entire programs, preventing core stalls caused by multi-cycle memory access
- 32-Kbyte data cache reduces core stalls caused by multi-cycle memory accesses
- 2-Kbyte mini-data cache for frequently changing data streams avoids thrashing of the D-cache
- Four-entry, fill-and-pend buffers to promote core efficiency by allowing hit-under-miss operation with data caches
- Eight-entry write buffer allows the core to continue execution while writing data to memory

[^2]- Multiple-accumulate coprocessor that can do two simultaneous, 16-bit, SIMD multiplies with 40-bit accumulation for efficient, high-quality media and signal processing
- Performance monitoring unit (PMU) furnishing four 32-bit event counters and one 32-bit cycle counter for analysis of hit rates, and so on.
This PMU is for the Intel XScale processor only. An additional PMU is supplied for monitoring of internal bus performance.
- JTAG debug unit that uses hardware break points and 256-entry trace history buffer (for
flow-change messages) to debug programs
Figure 6. Intel XScale ${ }^{\circledR}$ Technology Block Diagram



### 3.2.1 Super Pipeline

The super pipeline comprises integer, multiply-accumulate (MAC), and memory pipes.
The integer pipe has seven stages:

- Branch Target Buffer (BTB)/Fetch 1
- Fetch 2
- Decode
- Register File/Shift
- ALU Execute
- State Execute
- Integer Writeback

The memory pipe has eight stages:

- The first five stages of the Integer pipe explained above (that is, BTB/Fetch 1 to ALU Execute) and ends with the following three memory stages:
- Data Cache 1
- Data Cache 2
- Data Cache Writeback
- The MAC pipe has six to nine stages:
- The first four stages of the Integer pipe explained above (that is, BTB/Fetch 1 to ALU Execute) and ends with the following MAC stages:
- MAC 1
- MAC 2
- MAC 3
- MAC 4
- Data Cache Writeback

The MAC pipe supports a data-dependent early terminate where stages MAC 2, MAC 3, and/or MAC 4 are bypassed.

Deep pipes promote high instruction execution rates only when there is a way to predict successfully the outcome of branch instructions. The branch target buffer provides this way.

### 3.2.2 Branch Target Buffer

Each entry of the 128-entry Branch Target Buffer (BTB) contains address of a branch instruction, the target address associated with the branch instruction, and previous history of the branch being taken or not taken. The history is recorded as one of the following four states:

- Strongly
- Weakly taken taken
- Weakly not
taken
- Strongly not taken

The BTB can be enabled or disabled through Coprocessor 15, Register 1.
When the address of the branch instruction hits in the BTB and its history is strongly or weakly taken, the instruction at the branch target address is fetched. When its history is not taken strongly or weakly, the next sequential instruction is fetched. In either case the history is updated.

Data associated with a branch instruction enters the BTB the first time the branch is taken. This data enters the BTB in a slot with a history of strongly not-taken. That is it overwrites the existing data.

Successfully predicted branches avoid any branch-latency penalties in the super pipeline. Unsuccessfully predicted branches result in a four-to-five-cycle branch-latency penalty in the super pipeline.

### 3.2.3 Instruction Memory Management Unit

For instruction pre-fetches, the Instruction Memory Management Unit (IMMU) controls logical-to-physical address translation, memory access permissions, memory-domain identifications, and attributes. Governing operation of the instruction cache are categorized as attributes.

The IMMU contains a 32-entry, fully associative instruction-translation, look-aside buffer (ITLB) that has a round-robin replacement policy. ITLB entries zero through 30 can be locked.

When an instruction pre-fetch misses in the ITLB, the IMMU invokes an automatic table-walk mechanism that fetches an associated descriptor from memory and loads it into the ITLB. The descriptor contains information for logical-to-physical address
translation, memory-access permissions, memory-domain identifications, and attributes governing operation of the I-cache. The IMMU then continues the instruction pre-fetch by using the address translation just entered into the ITLB. When an instruction pre-fetch hits in the ITLB, the IMMU continues the pre-fetch using the address translation already resident in the ITLB.

Access permissions for each up to 16 memory domains can be programmed. When an instruction pre-fetch is attempted to an area of memory in violation of access permissions, the attempt is aborted and a pre-fetch abort is sent to the core for exception processing. You can either enable or disable the IMMU and DMMU together.

### 3.2.4 Data Memory Management Unit

For data fetches, the Data Memory Management Unit (DMMU) controls logical-to-physical address translation, memory-access permissions, memory-domain identifications, and attributes. Governing operation of the data cache or mini-data cache and write buffer are categorized as attributes. The DMMU contains 32-entry, fully associative data-translation, look-aside buffer (DTLB) that has a round-robin replacement policy. DTLB entries 0 through 30 can be locked.

When a data fetch misses in the DTLB, the DMMU invokes an automatic table-walk mechanism that fetches an associated descriptor from memory and loads it into the DTLB. The descriptor contains information for logical-to-physical address translation, memory-access permissions, memory-domain identifications, and attributes (governing operation of the D-cache or mini-data cache and write buffer).

The DMMU continues the data fetch by using the address translation just entered into the DTLB. When a data fetch hits in the DTLB, the DMMU continues the fetch using the address translation already resident in the DTLB.

Access permissions for each of up to 16 memory domains can be programmed. When a data fetch is attempted to an area of memory in violation of access permissions, the attempt is aborted and a data abort is sent to the core for exception processing.

You can either enable or disable the IMMU and DMMU together.

### 3.2.5 Instruction Cache

The Instruction Cache (I-Cache) can contain high-use, multiple-code segments or entire programs, allowing core access to instructions at core frequencies. This prevents core stalls, caused by multi-cycle accesses to external memory.

The 32 -Kbyte I-cache is 32 -set/32-way associative, where each set contains 32 ways and each way contains a tag address, a cache line of instructions (eight 32-bit words and one parity bit per word), and a line-valid bit. For each of the 32 sets, 0 through 28 ways can be locked. Unlocked ways are replaceable through round-robin policy.

The I-cache can be enabled or disabled. Attribute bits within the descriptors contained in the ITLB of the IMMU provide some control over an enabled I-cache.

When a needed line (eight 32-bit words) is not present in the I-cache, the line is fetched (critical word first) from memory through a two-level, deep-fetch queue. The fetch queue allows the next instruction to be accessed from the I-cache only when its data operands do not depend on the execution results of the instruction being fetched through the queue.

## 3.2 .6 <br> Data Cache

The 32-Kbyte D-cache is 32-set/32-way associative, where each set contains 32 ways and each way contains a tag address, a cache line ( 32 bytes with one parity bit per byte) of data, two dirty bits (one for each of two eight-byte groupings in a line), and one valid bit. For each of the 32 sets, zero through 28 ways can be locked, unlocked, or used as local SRAM. Unlocked ways are replaceable through a round-robin policy.

The D-cache (together with the mini-data cache) can be enabled or disabled. Attribute bits within the descriptors, contained in the DTLB of the DMMU, provide significant control over an enabled D-cache. These bits specify cache operating modes such as read and write allocate, write-back, write-through, and D-cache versus mini-data cache targeting.

The D-cache (and mini-data cache) work with the load buffer and pend buffer to provide hit-under-miss capability that allows the core to access other data in the cache after a miss is encountered. The D-cache (and mini-data cache) works in conjunction with the write buffer for data that is to be stored to memory.

### 3.2.7 Mini-Data Cache

The mini-data cache can contain frequently changing data streams such as MPEG video, allowing the core access to data streams at core frequencies. This prevents core stalls, caused by multi-cycle access to external memory. The mini-data cache relieves the D -cache of data thrashing caused by frequently changing data streams.

The 2 -Kbyte, mini-data cache is 32 -set/two-way associative, where each set contains two ways and each way contains a tag address, a cache line ( 32 bytes with one parity bit per byte) of data, two dirty bits (one for each of two eight-byte groupings in a line), and a valid bit. The mini-data cache uses a round-robin replacement policy, and cannot be locked.

The mini-data cache (together with the D-cache) can be enabled or disabled. Attribute bits contained within a coprocessor register specify operating modes write and/or read allocate, write-back, and write-through.

The mini-data cache (and D-cache) work with the load buffer and pend buffer to provide hit-under-miss capability that allows the core to access other data in the cache after a miss is encountered. The mini-data cache (and D-cache) works in conjunction with the write buffer for data that is to be stored to memory.

### 3.2.8 Fill Buffer and Pend Buffer

The four-entry fill buffer (FB) works with the core to hold non-cacheable loads till the bus controller acts on them. The FB and the four-entry pend buffer (PB) work with the D-cache and mini-data cache to provide hit-under-miss capability, allowing the core to seek other data in the caches as miss data is being fetched from memory.

The FB can contain up to four unique miss addresses (logical), allowing four misses before the core is stalled. The PB holds up to four addresses (logical) for additional misses to those addresses that are already in the FB. A coprocessor register can specify draining of the fill and pend (write) buffers.

### 3.2.9 Write Buffer

The write buffer (WB) holds data for storage to memory until the bus controller can act on it. The WB is eight entries deep, where each entry holds 16 bytes. The WB is constantly enabled and accepts data from the core, D-cache, or mini-data cache.

[^3]Coprocessor 15, Register 1 specifies whether WB coalescing is enabled or disabled. When coalescing is disabled, storage to memory occur in program order, regardless of the attribute bits within the descriptors located in the DTLB.

When coalescing is enabled, the attribute bits within the descriptors located in the DTLB are examined to determine whether coalescing is enabled for the destination region of memory. When coalescing is enabled in both CP15, R1 and the DTLB, data that enters the WB can coalesce with any of the eight entries (16 bytes) and stored to the destination memory region, but not in the program order.

Stores to a memory region specified to be non-cacheable and non-bufferable by the attribute bits within the descriptors located in the DTLB causes the core to stall until the store completes. A coprocessor register can specify draining of the write buffer.

### 3.2.10 Multiply-Accumulate Coprocessor

For efficient processing of high-quality, media-and-signal-processing algorithms, the Multiply-Accumulate Coprocessor (CPO) provides 40-bit accumulation of $16 \times 16$, dual-16 16 (SIMD), and $32 \times 32$ signed multiplies. Special MAR and MRA instructions are implemented to move the 40 -bit accumulator to two core-general registers (MAR) and move two core-general registers to the 40-bit accumulator (MRA). The 40-bit accumulator can be stored or loaded to or from D-cache, mini-data cache, or memory using two STC or LDC instructions.

The $16 \times 16$ signed multiply-accumulates (MIAxy) multiply either the high/high, low/ low, high/low, or low/high 16 bits of a 32-bit core general register (multiplier) and another 32-bit core general register (multiplicand) to produce a full, 32-bit product that is sign-extended to 40 bits and added to the 40-bit accumulator.

Dual-signed, $16 \times 16$ (SIMD) multiply-accumulates (MIAPH) multiply the high/high and low/low 16-bits of a packed 32-bit, core-general register (multiplier) and another packed 32-bit, core-general register (multiplicand) to produce two 16-bits products that are both sign-extended to 40 bits and added to the 40 -bit accumulator.

The $32 \times 32$ signed multiply-accumulates (MIA) multiply a 32-bit, core-general register (multiplier) and another 32-bit, core-general register (multiplicand) to produce a 64-bit product where the 40 LSBs are added to the 40 -bit accumulator. The $16 \times 32$ versions of the $32 \times 32$ multiply-accumulate instructions complete in a single cycle.

### 3.2.11 Performance Monitoring Unit

The Performance Monitoring Unit (PMU) comprises four 32-bit performance counters that allows four unique events to be monitored simultaneously and one 32-bit clock counter that can be used in conjunction with the performance counters. The main purpose of the clock counter is to count the number of core clock cycles that is useful in measuring total execution time.

The performance counter can monitor either occurrence events or duration events. While counting occurrence events, the counter is incremented each time a specified event take place and while measuring duration, the counter counts the number of processor clocks that occur if a specified condition is true. If any of the 5 counters overflow, an interrupt request occurs when enabled. Each counter has its own interrupt request enable and continues to monitor events even after an overflow occurs until disabled by software.

For various events these counters can be programmed to refer to Intel ${ }^{\circledR}$ IXP43X Product Line of Network Processors Developer's Manual.

### 3.2.12 Debug Unit

The debug unit is accessed through the JTAG port. The industry-standard, IEEE 1149.1
JTAG port consists of a test access port (TAP) controller, boundary-scan register, instruction and data registers, and dedicated signals TDI, TDO, TCK, TMS, and TRST_N.

The debug unit when used with debugger application code running on a host system outside of the Intel XScale processor allows a program, running on the Intel XScale processor, to be debugged. It allows the debugger application code or a debug exception to stop program execution and redirect execution to a debug-handling routine.

Debug exceptions are instruction breakpoint, data breakpoint, software breakpoint, external debug breakpoint, exception vector trap, trace buffer full breakpoint and SOC debug break. When a debug exception occurs, the processor's actions depend on whether the unit is configured for a halt mode or monitor mode.

When configured for Halt mode, the reset vector is overloaded to serve as the debug vector. A new processor mode called DEBUG mode, is added to allow handling of debug exceptions similar to other types of ARM exceptions. When a debug exceptions occurs, the processor switches to debug mode and redirects execution to a debug handler through reset vector. After the debug handler begins execution, the debugger can communicate with the debug handler to examine or alter processor state or memory through the JTAG interface.

When configured in Monitor mode, debug exceptions are handled like ARM prefetch aborts or ARM data aborts depending on the cause of the exception. When a debug exception occurs, the processor switches to abort mode and branches to a debug handler using the pre-fetch abort vector or data abort vector. The debugger then communicates with the debug handler to access processor state or memory contents.

The debug unit has two hardware-instruction, break point registers; two hardware, data-breakpoint registers; and a hardware, data-breakpoint control register. The second data-breakpoint register can be alternatively used as a mask register for the first data-breakpoint register.

A 256-entry trace buffer provides the ability to capture control flow messages or addresses. A JTAG instruction (LDIC) can be used to download a debug handler through the JTAG port to the mini-instruction cache. The I-cache has a 2 -Kbyte, mini-instruction cache, like the mini-data cache, that is used only to hold a debug handler.

### 4.0 Package Information

The IXP43X network processors are built using a 460-ball, plastic ball grid array (PBGA) package

### 4.1 Functional Signal Definitions

The signal definition tables list pull-up and pull-down resistor recommendations when a particular enabled interface is not being used in the application. These external resistor requirements are required only when a particular model of the Intel ${ }^{\circledR}$ IXP43X Product Line of Network Processor has a particular interface enabled and the interface is not required in the application.

Warning: With the exception of USB_V5REF all other I/O pins of the IXP43X network processors are not $5.0-\mathrm{V}$ tolerant.

Disabled features within IXP43X network processors do not require external resistors as the processor has internal pull-up or pull-down resistors enabled as part of the disabled interface.

Table 9 presents the legend for interpreting the values in Type field that is referred in other tables in this section. To determine the disabled interfaces in the IXP43X network processors, refer to Table 1 on page 12.

### 4.1.1 Pin Types

Table 9. Signal Type Definitions

| Symbol | Description |
| :---: | :---: |
| 1 | Input pin only |
| 0 | Output pin only |
| 1/0 | Pin can be either an input or output |
| OD | Open Drain pin |
| PWR | Power pin |
| GND | Ground pin |
| 1 | Driven to Vcc |
| 0 | Driven to Vss |
| X | Driven to unknown state |
| ID | Input is disabled |
| H | Pulled up to Vcc |
| L | Pulled to Vss |
| PD | Pull-up Disabled |
| Z | Output Disabled |
| VO | A valid output level is driven, allowed states -- 1, 0, H |
| VB | Valid level on the signal, allowed states - 1, 0, H, Z |
| VI | Need to drive a valid input level, allowed states - 1, 0, H, Z |
| VOD | Valid Open Drain output, allowed states are 0 or Z |
| PE | Pull-up Enabled, equivalent to H |
| TRI | Output Only/Tristatable |
| N/C | No Connect |
| - | Pin is connected as described |

### 4.1.2 Pin Description Tables

This section identifies all the signal pins by symbol name, type and description. Names should follow the following convention, all capital letters with a trailing "_N" indicate a signal is asserted when driven to a logic low (digital 0 ). The description includes the full name of the pin along with a functional description. This section does not specify the number of power and ground pins required, but does include the number of different types of power pins required.

A signal called active high specifies that the interface is active when driven to a logic 1 and inactive when driven to a logic 0 .

A signal called active low specifies that the interface is active when driven to a logic 0 and inactive when driven to a logic 1.

The following information attempts to explain how to interpret the tables. There are five vertical columns:

- Power On Reset Active - This is when the Power on Reset signal is driven to logic 0. When this happens the part will behave as described in this column irrelevant of the settings on other signals.
- Reset Active - When Power on Reset is driven to a logic 1 and Reset is driven to a logic 0, the part will exhibit this behavior.
- Normal After Reset Until Software Enables - This is sometimes called safe mode. The intent of this is to allow the interface to be brought out of reset to a state, which will not cause any protocol violations or any damage to the parts prior to being enabled via software. This state will occur when both Power on Reset and Reset are driven to a logic 1.
- Possible Configurations after Software Enables - This state describes the way that the part is capable of behaving with appropriate software written. This state will occur when both Power on Reset and Reset are driven to a logic 1.

Table 10. Processors' Signal Interface Summary Table

| Table 11, "DDRII/I SDRAM Interface" on page 39 |
| :--- |
| Table 12, "PCI Controller" on page 40 |
| Table 13, "High-Speed, Serial Interface 0" on page 44 |
| Table 14, "UTOPIA Level 2/MII_A" on page 46 |
| Table 15, "MII-C Interface" on page 51 |
| Table 16, "Expansion Bus Interface" on page 52 |
| Table 17, "UART Interface" on page 53 |
| Table 18, "Serial Peripheral Port Interface" on page 54 |
| Table 19, "USB Host" on page 55 |
| Table 20, "Oscillator Interface" on page 56 |
| Table 21, "GPIO Interface" on page 56 |
| Table 22, "JTAG Interface" on page 57 |
| Table 23, "System Interface" on page 57 |
| Table 24, "Power Interface" on page 58 |

Table 11. DDRII/I SDRAM I nterface (Sheet 1 of 2)

| Name | Power on Reset $=0$ (has priority over Reset = $0)^{\dagger}$ | $\underset{t}{\text { Reset }}=0$ | Normal After Reset Until Software Enables ${ }^{\dagger}$ | Possible Configur ations After Softwar e Enables ${ }^{\dagger}$ | Type ${ }^{\dagger}$ | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { D_CK[2:0]/ } \\ & \text { DDR_CK[2:0] } \end{aligned}$ | X | X | VO | VO | 0 | DDRII/I SDRAM Clock Out - Provide positive differential clocks to the external SDRAM memory subsystem. |
| $\begin{aligned} & \text { D_CK_N[2:0]/ } \\ & \text { DDR_CK_N[2:0] } \end{aligned}$ | X | X | VO | VO | 0 | DDRII/I SDRAM Clock Out - Provide negative differential clocks to the external SDRAM memory subsystem. |
| D_CS_N[1:0]/ <br> DD̄R_C̄S_N[1:0] | b'11 | b'11 | VO | VO | 0 | Chip Select - To be asserted for all transactions to the DDRII/I SDRAM device. One per bank. |
| D RAS N/ DDRR_RĀS_N | 1 | 1 | VO | VO | 0 | Row Address Strobe - Indicates that the current address on D_MA[13:0]/DDR_MA[13:0] is the row. |
| D_CAS_N/ DD̄R_CAS_N | 1 | 1 | VO | VO | 0 | Column Address Strobe - Indicates that the current address on D_MA[13:0]/DDR_MA[ 13:0] is the column. |
| D_WE_N/ DD̄R_W̄E_N | 1 | 1 | VO | VO | 0 | Write Strobe - Defines whether or not the current operation by the DDRII/I SDRAM is to be a read or a write. |
| $\begin{aligned} & \text { D_DM[4:0]/ } \\ & \text { DDR_DM[4:0] } \end{aligned}$ | Z | Z | VO | VO | 0 | Data Bus Mask - Controls the DDRII/1 SDRAM data input buffers. Asserting D_WE_N/ DDR_WE_N causes the data on D_DQ[31:0]/DDR_DQ[31:0] and D_CB[7:0]/D $\overline{\mathrm{D} R}$ _ $\overline{\mathrm{C}} \mathrm{B}[7: 0]$ to be written into the DDRII/I SDRA $\bar{M}$ devices. D_DM[4:0]/DDR_DM[ $\overline{4}: 0]$ controls this operation on a per byte basis. D_DM[3:0]/DDR_DM[3:0] are intended to correspond to each byte of a word of data. D_DM[4]/DDR_DM[4] is intended to be utilized for the ECC byte of data. |
| $\begin{aligned} & \text { D_BA[1:0]/ } \\ & \text { DDR_BA[1:0] } \end{aligned}$ | b'00 | b'00 | VO | VO | 0 | DDR SDRAM Bank Selects - Controls the internal DDR SDRAM Banks that are used to read or write. D_BA[1:0]/DDR_BA[1:0] are used for all technology types supported. |
| $\begin{aligned} & \text { D_MA[13:0]/ } \\ & \text { DDR_MA[13:0] } \end{aligned}$ | 0 | 0 | VO | VO | 0 | Address bits 13 through 0 - Indicates the row or column to access depending on the state of D_RAS_N/DDR_RAS_N and D_CAS_N/DDR_CAS_N. |
| $\begin{aligned} & \hline \text { D_DQ[31:0]/ } \\ & \text { DDR_DQ[31:0] } \end{aligned}$ | Z | Z | VB | VB | 1/0 | Data Bus - 32-bit wide data bus. |
| $\begin{aligned} & \text { D_CB[7:0]/ } \\ & \text { DDR_CB[7:0] } \end{aligned}$ | Z | Z | VB | VB | 1/0 | ECC Bus - Eight-bit error correction code that accompanies the data on D_DQ[31:0]/ DDR_DQ[31:0]. |
| $\begin{aligned} & \text { D_DQS[4:0]/ } \\ & \text { DDR_DQS[4:0] } \end{aligned}$ | Z | Z | VB | VB | 1/0 | Data Strobes Differential - Strobes that accompany the data to be read or written from the DDR SDRAM devices. Data is sampled on the negative and positive edges of these strobes. D_DQS[3:0]/DDR_DQS[3:0] are intended to correspond to each byte of a word of data. D_DQS[4]/DDR_DQS[4] is intended to be utilized for the ECC byte of data. |
| D_CKE[1:0]/ DD̄R_CKE[1:0] | b'00 | b'00 | VO | VO | 0 | Clock enables One clock after D_CKE[1:0]/DDR_CKE[1:0] is de-asserted, data is latched on D_DQ[31:0]/DDR_DQ[31:0] and D_CB[7:0]/DDR_CB[7:0]. Burst counters within DDR SDRAM device are not incremented. De-asserting this signal places the DDR SDRAM in self-refresh mode. For normal operation, D_CKE/DDR_CKE[1:0] to be asserted. |
| $\dagger \quad$ Refer Table 9 on page 37 for legends of various Type codes |  |  |  |  |  |  |

Table 11. DDRII/ I SDRAM I nterface (Sheet 2 of 2)

| Name | Power on Reset $=0$ (has priority over Reset $=$ $0)^{\dagger}$ | $\underset{t}{\text { Reset }}=0$ | Normal After Reset Until Software Enables ${ }^{\dagger}$ | Possible <br> Configur ations After Softwar e Enables ${ }^{\dagger}$ | Type ${ }^{\dagger}$ | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D_DQS_N[4:0] | Z | Z | VB | VB | 1/0 | Complementary Data Strobes Differential: Differential pair signalling to the system during read and write. |
| D_VREF/DDR_VREF | $\begin{gathered} \text { VCCDDR/ } \\ 2 \end{gathered}$ | $\begin{gathered} \text { VCCDDR/ } \\ 2 \end{gathered}$ | VCCDDR/2 | $\begin{gathered} \text { VCCDDR/ } \\ 2 \end{gathered}$ | I | DDR SDRAM Voltage Reference is used to supply the reference voltage to the differential inputs of the memory controller pins. |
| D_ODT[1:0] | Z | Z | VO | VO | 0 | On Die Termination Control - Turns on SDRAM termination during writes. |
| D_RES[2:1] | Z | Z | VB | VB | 1/0 | Compensation for DDR OCD (analog) DDRII mode only. This function is not enable and special connection is required. Refer to Figure 14. |
| D_SLWCRES | Z | Z | VB | VB | 1/0 | Compensation Voltage Reference (analog) for DDR driver slew rate control connected through a resistor to D_CRESO. Refer to Figure 13. |
| D_IMPCRES | Z | Z | VB | VB | 1/0 | Compensation Voltage Reference (analog) for DDR driver impedance control connected through a resistor to D_CRES0. Refer to Figure 13. |
| D_CRES0 | Z | Z | VO | VO | 0 | Analog VSS Ref Pin (analog) both D_SLWCRES and D_IMPCRES signals connect to this pin through a reference resistor. Refer to Figure 13. |
| $\dagger \quad$ Refer Table 9 on page 37 for legends of various Type codes |  |  |  |  |  |  |

Table 12. PCI Controller (Sheet 1 of 4)

| Name | $\begin{aligned} & \text { Power } \\ & \text { on } \\ & \text { Reset }^{\dagger} \end{aligned}$ | Reset ${ }^{\dagger}$ | Normal After Reset Until Software Enables | Possible Configur ations After Software Enables | Type ${ }^{\dagger}$ | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PCI_AD[31:0] | Z | Z | VB | VB | 1/0 | PCI Address/Data bus is used to transfer address and bidirectional data to and from multiple PCl devices. <br> When this interface/signal is enabled and is not being used in a system design, the interface/signal should be pulled high with a $10-\mathrm{K} \Omega$ resistor. When this interface is disabled through the PCI soft fuse and is not being used in a system design, it is not required for any connection. Refer to Expansion Bus Controller chapter of the Intel ${ }^{\circledR}$ IXP43X Product Line of Network Processors Developer's Manual. |
| PCI_CBE_N[3:0] | Z | Z | VB | VB | 1/0 | PCl Command/Byte Enables is used as a command word during PCl address cycles and as byte enables for data cycles. <br> When this interface/signal is enabled and is not being used in a system design, the interface/signal should be pulled high with a $10-\mathrm{K} \Omega$ resistor. When this interface is disabled through the PCI soft fuse and is not being used in a system design, it is not required for any connection. Refer to Expansion Bus Controller chapter of the Intel ${ }^{\circledR}$ IXP43X Product Line of Network Processors Developer's Manual. |

4.0 Package Information
Table 12. PCI Controller (Sheet 2 of 4)

| Name | $\begin{aligned} & \text { Power } \\ & \text { on } \\ & \text { Reset }^{\dagger} \end{aligned}$ | Reset ${ }^{\dagger}$ | Normal After Reset Until Software Enables | Possible Configur ations After Software Enables | Type ${ }^{\dagger}$ | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PCI_PAR | Z | Z | VB | VB | 1/0 | PCl Parity is used to check parity across the 32 bits of $\mathrm{PCl} \_A D$ and the four bits of PCI _CBE_N. When this interface/signal is enabled and is not being used in a system design, the interface/signal should be pulled high with a $10-\mathrm{K} \Omega$ resistor. When this interface is disabled through the PCI soft fuse and is not being used in a system design, it is not required for any connection. Refer to Expansion Bus Controller chapter of the Intel ${ }^{\circledR}$ IXP43X Product Line of Network Processors Developer's Manual. |
| PCI_FRAME_N | Z | Z | VB | VB | 1/0 | PCI Cycle Frame is used to signify the beginning and duration of a transaction. The signal is inactive prior to or during the final data phase of a given transaction. <br> When this interface/signal is enabled and is not being used in a system design, the interface/signal should be pulled high with a $10-\mathrm{K} \Omega$ resistor. When this interface is disabled through the PCl soft fuse and is not being used in a system design, it is not required for any connection. Refer to Expansion Bus Controller chapter of the Intel ${ }^{\circledR}$ IXP43X Product Line of Network Processors Developer's Manual |
| PCI_TRDY_N | Z | Z | VB | VB | 1/0 | PCI Target Ready informs that the target of the PCI bus is ready to complete the current data phase of a given transaction. <br> When this interface/signal is enabled and is not being used in a system design, the interface/signal should be pulled high with a $10-\mathrm{K} \Omega$ resistor. When this interface is disabled through the PCI soft fuse and is not being used in a system design, it is not required for any connection. Refer to Expansion Bus Controller chapter of the Intel ${ }^{\circledR}$ IXP43X Product Line of Network Processors Developer's Manual. |
| PCI_IRDY_N | Z | Z | VB | VB | 1/0 | PCI Initiator Ready informs the PCl bus that the initiator is ready to complete the transaction. When this interface/signal is enabled and is not being used in a system design, the interface/signal should be pulled high with a $10-\mathrm{K} \Omega$ resistor. When this interface is disabled through the PCl soft fuse and is not being used in a system design, it is not required for any connection. Refer to Expansion Bus Controller chapter of the Intel ${ }^{\circledR}$ IXP43X Product Line of Network Processors Developer's Manual. |
| PCI_STOP_N | Z | Z | VB | VB | 1/0 | PCI Stop indicates that the current target is requesting the current initiator to stop the current transaction. <br> When this interface/signal is enabled and is not being used in a system design, the interface/signal should be pulled high with a $10-\mathrm{K} \Omega$ resistor. When this interface is disabled through the PCl soft fuse and is not being used in a system design, it is not required for any connection. Refer to Expansion Bus Controller chapter of the Intel ${ }^{\circledR}$ IXP43X Product Line of Network Processors Developer's Manual. |
| PCI_PERR_N | Z | Z | VB | VB | 1/0 | PCI Parity Error asserted when a PCI parity error is detected between the PCI_PAR and associated information on the $\mathrm{PCl} \_A D$ bus and $\mathrm{PCl} \_C B E \_N$ during all PCl transactions, except for Special Cycles. The agent receiving data drives $\overline{\text { this }}$ signal. <br> When this interface/signal is enabled and is not being used in a system design, the interface/signal should be pulled high with a $10-\mathrm{K} \Omega$ resistor. When this interface is disabled through the PCl soft fuse and is not being used in a system design, it is not required for any connection. Refer to Expansion Bus Controller chapter of the Intel ${ }^{\circledR}$ IXP43X Product Line of Network Processors Developer's Manual. |

Table 12. PCI Controller (Sheet 3 of 4)

| Name | $\begin{gathered} \text { Power } \\ \text { on } \\ \text { Reset }^{\dagger} \end{gathered}$ | Reset $^{\dagger}$ | Normal After Reset Until Software Enables | Possible Configur ations After Software Enables | Type ${ }^{\dagger}$ | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PCI_SERR_N | Z | Z | VB | VB | I/OD | PCI System Error asserted when a parity error occurs on special cycles or any other error that causes the PCI bus not to function properly. This signal can function as an input or an open drain output. <br> When this interface/signal is enabled and is not being used in a system design, the interface/signal should be pulled high with a $10-\mathrm{K} \Omega$ resistor. When this interface is disabled through the PCl soft fuse and is not being used in a system design, it is not required for any connection. Refer to Expansion Bus Controller chapter of the Intel ${ }^{\circledR}$ IXP43X Product Line of Network Processors Developer's Manual. |
| PCI_DEVSEL_N | Z | Z | VB | VB | 1/0 | PCI Device Select: <br> - When used as an output, PCI_DEVSEL_N indicates that device has decoded that address as the target of the requested transaction. <br> - When used as an input, $\mathrm{PCI}_{\mathbf{\prime}}$ DEVSEL_N indicates if any device on the PCI bus exists with the given address. <br> When this interface/signal is enabled and is not being used in a system design, the interface/signal should be pulled high with a $10-\mathrm{K} \Omega$ resistor. When this interface is disabled through the PCl soft fuse and is not being used in a system design, it is not required for any connection. Refer to Expansion Bus Controller chapter of the Intel ${ }^{\circledR}$ IXP43X Product Line of Network Processors Developer's Manual. |
| PCI_IDSEL | Z | Z | VI | VI | 1 | PCI Initialization Device Select is a chip select during configuration reads and writes. <br> When this interface/signal is enabled and is not being used in a system design, the interface/signal should be pulled high with a $10-\mathrm{K} \Omega$ resistor. When this interface is disabled through the PCI soft fuse and is not being used in a system design, it is design, it is not required for any connection. Refer to Expansion Bus Controller chapter of the Intel ${ }^{\circledR}$ IXP43X Product Line of Network Processors Developer's Manual. |
| PCI_REQ_N[3:1] | Z | Z | VI | VI | 1 | PCI arbitration request: Used by the internal PCI arbiter to allow an agent to request the PCl bus. When this interface/signal is enabled and is not being used in a system design, the interface/signal should be pulled high with a $10-\mathrm{K} \Omega$ resistor. When this interface is disabled through the PCl soft fuse and is not being used in a system design, it is not required for any connection. Refer to Expansion Bus Controller chapter of the Intel ${ }^{\circledR}$ IXP43X Product Line of Network Processors Developer's Manual. |
| PCI_REQ_N[0] | Z | Z | VI | VI / VO | 1/O | PCl arbitration request: <br> - When configured as an input ( PCl arbiter enabled), the internal PCI arbiter allows an agent to request the PCI bus. <br> - When configured as an output ( PCI arbiter disabled), the pin is used to request access to the PCI bus from an external arbiter. <br> When this interface/signal is enabled and is not being used in a system design, the interface/signal should be pulled high with a $10-\mathrm{K} \Omega$ resistor. When this interface is disabled through the PCl soft fuse and is not being used in a system design, it is not required for any connection. Refer to Expansion Bus Controller chapter of the Intel ${ }^{\circledR}$ IXP43X Product Line of Network Processors Developer's Manual. |
| PCI_GNT_N[3:1] | Z | Z | VO | VO | 0 | PCl arbitration grant: It is generated by the internal PCl arbiter to allow an agent to claim control of the PCl bus. |
| $\dagger \quad$ Refer Table 9 on page 37 for legends of various Type codes. |  |  |  |  |  |  |


| Name |  | Reset $^{\dagger}$ | Normal After Reset Until Software Enables | Possible Configur ations After Software Enables | Type ${ }^{\dagger}$ | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PCI_GNT_N[0] | Z | Z | VO | VI / VO | 1/0 | PCl arbitration grant: <br> - When configured as an output (PCI arbiter enabled), the internal PCI arbiter to allow an agent to claim control of the PCl bus. <br> - When configured as an input ( PCl arbiter disabled), the pin is used to claim access of the PCI bus from an external arbiter. <br> When this interface/signal is enabled and is not being used in a system design, the interface/signal should be pulled high with a $10-\mathrm{K} \Omega$ resistor. When this interface is disabled through the PCI soft fuse and is not being used in a system design, it is not required for any connection. Refer to Expansion Bus Controller chapter of the Intel ${ }^{\circledR}$ IXP43X Product Line of Network Processors Developer's Manual. |
| PCI_INTA_N | Z | Z | Z | VOD | O/D | PCI interrupt: Used to request an interrupt. <br> When this interface/signal is enabled and is not being used in a system design, the interface/signal should be pulled high with a $10-\mathrm{K} \Omega$ resistor. When this interface is disabled through the PCI soft fuse and is not being used in a system design, it is not required for any connection. Refer to Expansion Bus Controller chapter of the Intel ${ }^{\circledR}$ IXP43X Product Line of Network Processors Developer's Manual. |
| PCI_CLKIN | Z | VI | VI | VI | 1 | PCI Clock: This clock provides timing for all transactions on PCI. All PCI signals except INTA_N, INTB_N, INTC_N, and INTD_N are sampled on the rising edge of CLK and timing parameters are defined with respect to this edge. The PCI clock rate can operate at up to 33 MHz . <br> When this interface/signal is enabled and is not being used in a system design, the interface/signal should be pulled high with a $10-\mathrm{K} \Omega$ resistor. |
| $\dagger \quad$ Refer Table 9 on page 37 for legends of various Type codes. |  |  |  |  |  |  |


| Name | $\begin{aligned} & \text { Power } \\ & \text { on } \\ & \text { Reset }^{\dagger} \end{aligned}$ | Reset ${ }^{\dagger}$ | Normal After Reset Until Software Enables | Possible Configur ations After Softwar e Enables | Type ${ }^{\dagger}$ | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| HSS_TXFRAMEO | Z | Z | VB | VB | 1/0 | The High-Speed Serial (HSS) transmit frame signal can be configured either as an input or output to allow an external source to synchronize with the transmitted data. This is also known as Frame Sync signal and it is configured as an input upon reset. <br> When this interface/signal is enabled and is not being used in a system design, the interface/ signal should be pulled high with a $10-\mathrm{K} \Omega$ resistor. When this interface is disabled through the HSS soft fuse and is not being used in a system design, it is not required for any connection. Refer to Expansion Bus Controller chapter of the Intel ${ }^{\circledR}$ IXP43X Product Line of Network Processors Developer's Manual. |
| HSS_TXDATAO | Z | Z | VOD | VOD | OD | Transmit data out. Open Drain output. <br> When this interface/signal is enabled, (though used or not used in a system design), the interface/ signal should be pulled high with a $10-\mathrm{K} \Omega$ resistor to $\mathrm{V}_{\mathrm{CC} 33}$. When this interface is disabled through the HSS soft fuse and is not being used in a system design, it is not required for any connection. Refer to Expansion Bus Controller chapter of the Intel ${ }^{\circledR}$ IXP43X Product Line of Network Processors Developer's Manual. |
| HSS_TXCLK0 | Z | Z | VB | VB | 1/0 | The High-Speed Serial (HSS) transmit clock signal can be configured either as an input or an output. The clock can be of frequency ranging from 512 KHz to 8.192 MHz . Used to clock out the transmitted data. Configured as an input upon reset. Frame sync and Data can be selected to be generated on the rising or falling edge of the transmit clock. <br> When this interface/signal is enabled and is not being used in a system design, the interface/ signal should be pulled high with a $10-\mathrm{K} \Omega$ resistor. |
| HSS_RXFRAMEO | Z | Z | VB | VB | 1/O | The High-Speed Serial (HSS) receive frame signal can be configured either as an input or an output to allow an external source to be synchronized with the received data. Often known as a Frame Sync signal. Configured as an input upon reset. <br> When this interface/signal is enabled and is not being used in a system design, the interface/ signal should be pulled high with a $10-\mathrm{K} \Omega$ resistor. When this interface is disabled through the HSS soft fuse (refer to Expansion Bus Controller chapter of the Intel ${ }^{\circledR}$ IXP43X Product Line of Network Processors Developer's Manual) and is not being used in a system design, it is not required for any connection. |

Table 13. High-Speed, Serial Interface 0

| Name | Power on Reset $^{\dagger}$ | Reset $^{\dagger}$ | Normal After Reset Until Software Enables | Possible Configur ations After Softwar Enables | Type ${ }^{\dagger}$ | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| HSS_RXDATAO | Z | VI | VI | VI | 1 | Receive data input. Can be sampled on the rising or falling edge of the receive clock. When this interface/signal is enabled and is not being used in a system design, the interface/ signal should be pulled high with a $10-K \Omega$ resistor. When this interface is disabled through the HSS soft fuse and is not being used in a system design, it is not required for any connection. Refer to Expansion Bus Controller chapter of the Intel ${ }^{\circledR}$ IXP43X Product Line of Network Processors Developer's Manual. |
| HSS_RXCLK0 | Z | Z | VB | VB | I/O | The High-Speed Serial (HSS) receive clock signal can be configured as an input or an output. The clock can be from 512 KHz to 8.192 MHz . Used to sample the received data. Configured as an input upon reset. <br> When this interface/signal is enabled and is not being used in a system design, the interface/ signal should be pulled high with a $10-\mathrm{K} \Omega$ resistor. |


| Name |  | Reset $^{\dagger}$ | Normal After Reset Until Software Enables | Possible Configur ations After Softwar e Enables | Type ${ }^{\dagger}$ | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| UTP_OP_CLK / ETHA_TXCLK | Z | VI | VI | VI | 1 | UTOPIA Level 2 Mode of Operation: <br> UTOPIA Level 2 Transmit clock input. Also known as UTP_TX_CLK. This signal is used to synchronize all UTOPIA Level 2 transmit output to the rising edge of the UTP_OP_CLK. <br> MII Mode of Operation: <br> Externally supplied transmit clock. <br> - 25 MHz for 100 Mbps operation <br> - 2.5 MHz for 10 Mbps <br> When this interface/signal is enabled and is not being used in a system design, the interface/ signal should be pulled high with a $10-\mathrm{K} \Omega$ resistor. |
| UTP_OP_FCO | Z | Z | Z | VO | TRI | UTOPIA Level 2 flow control output signal. Also known as the TXENB_N signal. <br> Used to inform the selected PHY about data transmission. Placing the PHY's address on the UTP_OP_ADDR and bringing UTP_OP_FCO to logic 1 during the current clock, followed by the UTP_OP_FCO going to a logic 0 , on the next clock cycle, selects the PHY that is active in MPHY mode. <br> In SPHY configurations, UTP_OP_FCO is used to inform the PHY that the processor is ready to send data. <br> When this interface/signal is enabled and is not being used in a system design, the interface/ signal should be pulled high with a $10-\mathrm{K} \Omega$ resistor. |
| UTP_OP_SOC | Z | Z | Z | VO | TRI | Start of Cell. Also known as TX_SOC. <br> Active high signal is asserted when UTP_OP_DATA contains first valid byte of a transmitted cell. When this interface/signal is enabled and is not being used in a system design, the interface/ signal should be pulled low with a $10-\mathrm{K} \Omega$ resistor. |
| UTP_OP_DATA[3:0] / <br> ETHA_TXDATA[3:0] | Z | Z | Z | VO | TRI | UTOPIA Level 2 Mode of Operation: <br> UTOPIA Level 2 output data. Also known as UTP_TX_DATA. Used to send data from the processor to an ATM UTOPIA Level 2-compliant PHY. <br> MII Mode of Operation: <br> Transmit data bus to PHY, asserted synchronously with respect to ETHA_TXCLK. This MAC interface does not contain hardware hashing capabilities that are local to the interface. In this mode of operation the pins represented by this interface are ETHA_TXDATA[3:0]. |
|  |  |  |  |  |  |  |


| Name |  | Reset ${ }^{\dagger}$ | Normal After Reset Until Software Enables | Possible Configur ations After Softwar e Enables | Type ${ }^{\text {t }}$ | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| UTP_OP_DATA[4] / ETHA_TXEN | Z | Z | Z | VO | TRI | UTOPIA Level 2 Mode of Operation: <br> UTOPIA Level 2 output data. Also known as UTP_TX_DATA. Used to send data from the processor to an ATM UTOPIA Level 2 -compliant ${ }^{-}$PHY. <br> MII Mode of Operation: <br> Indicates that the PHY is being presented with nibbles on the MII interface. Asserted synchronously, with respect to ETHA_TXCLK, at the first nibble of the preamble, and remains asserted until all the nibbles of a frame are presented. This MAC does not contain hardware hashing capabilities that are local to the interface. |
| UTP_OP_DATA[7:5] | Z | Z | Z | VO | TRI | UTOPIA Level 2 Mode of Operation: <br> UTOPIA Level 2 output data. Also known as UTP_TX_DATA. Used to send data from the processor to an ATM UTOPIA Level 2 -compliant PHY. |
| UTP_OP_ADDR[4:0] | Z | Z | Z | VO | $1 / 0$ | Transmit PHY address bus. Used by the processor when operating in MPHY mode to poll and select a single PHY at any given time. <br> When this interface/signal is enabled and is not being used in a system design, the interface/ signal should be pulled high with a $10-\mathrm{K} \Omega$ resistor. When this interface is disabled through the UTOPIA Level 2 and/or the NPE-A Ethernet soft fuse and is not being used in a system design, it is not required for any connection. Refer to Expansion Bus Controller chapter of the Intel ${ }^{\circledR}$ IXP43X Product Line of Network Processors Developer's Manual. |
| UTP_OP_FCI | Z | VI | VI | VI | I | UTOPIA Level 2 Output data flow control input: Also known as the TXFULL/CLAV signal. Used to inform the processor, the ability of each polled PHY to receive a complete cell. For cell-level flow control in an MPHY environment, TxClav is an active high tri-stateable signal from the MPHY to ATM layer. <br> The UTP_OP_FCI is connected to multiple MPHY devices. It sees the logic high generated by the PHY, one clock after the given PHY address is asserted and a full cell can be received by the PHY. The UTP_OP_FCI sees a logic low generated by the PHY one clock cycle, after the PHY address is asserted, and a full cell cannot be received by the PHY. <br> When this interface/signal is enabled and is not being used in a system design, the interface/ signal should be pulled high with a $10-\mathrm{K} \Omega$ resistor. When this interface is disabled through the UTOPIA Level 2 and/or the NPE-A Ethernet soft fuse and is not being used in a system design, it is not required for any connection. Refer to Expansion Bus Controller chapter of the Intel ${ }^{\circledR}$ IXP43X Product Line of Network Processors Developer's Manual. |
| $\dagger$ Refer Table 9 on page 37 for legends of various Type codes. <br> $\dagger \dagger$ Refer to the Intel ${ }^{\circledR}$ IXP43X Product Line of Network Processors Developer's Manual for information on how to select an interface. |  |  |  |  |  |  |


| Name |  | Reset ${ }^{\dagger}$ | Normal After Reset Until Software Enables | Possible Configur ations After Softwar e Enables | Type ${ }^{\dagger}$ | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| UTP_IP_CLK / ETHA_RXCLK | Z | VI | VI | VI | I | UTOPIA Level 2 Mode of Operation: <br> UTOPIA Level 2 Receive clock input. Also known as UTP_RX_CLK. <br> This signal is used to synchronize all UTOPIA Level 2-received inputs to the rising edge of the UTP_IP_CLK. <br> MII Mode of Operation: <br> Externally supplied receive clock. <br> - 25 MHz for 100 Mbps operation <br> - 2.5 MHz for 10 Mbps <br> This MAC interface does not contain hardware hashing capabilities that are local to the interface. When this interface/signal is enabled and is not being used in a system design, the interface/ signal should be pulled high with a $10-\mathrm{K} \Omega$ resistor. |
| UTP_IP_FCI | Z | VI | VI | VI | 1 | UTOPIA Level 2 Input Data flow control input signal. Also known as RXEMPTY/CLAV. Used to inform the processor of the ability of each polled PHY to send a complete cell. For cell-level flow control in an MPHY environment, RxClav is an active high tri-stateable signal from the MPHY to ATM Iayer. The UTP_IP_FCI, which is connected to multiple MPHY devices, sees logic high generated by the PHY, one clock after the given PHY address is asserted, when a full cell can be received by the PHY. The UTP_IP_FCI sees a logic low generated by the PHY, one clock cycle after the PHY address is asserted if $\bar{a}$ full cell cannot be received by the PHY. <br> In a SPHY mode, this signal is used to indicate to the processor that the PHY has an octet or cell available for transferring to the processor. <br> When this interface/signal is enabled and is not being used in a system design, the interface/ signal should be pulled high with a $10-\mathrm{K} \Omega$ resistor. When this interface is disabled through the UTOPIA Level 2 and/or the NPE-A Ethernet soft fuse (refer to Expansion Bus Controller chapter of the Intel ${ }^{\circledR}$ IXP43X Product Line of Network Processors Developer’s Manual) and is not being used in a system design, the interface/signal is not required for any connection. |
| UTP_IP_SOC | Z | VI | VI | VI | 1 | Start of Cell. RX_SOC <br> Active-high signal that is asserted when UTP_IP_DATA contains the first valid byte of a transmitted cell. <br> When this interface/signal is enabled and is not being used in a system design, the interface/ signal should be pulled high with a $10 \mathrm{~K} \Omega$ resistor. When this interface is disabled through the UTOPIA Level 2 and/or the NPE-A Ethernet soft fuse and is not being used in a system design, it is not required for any connection. Refer to Expansion Bus Controller chapter of the Intel ${ }^{\circledR}$ IXP43X Product Line of Network Processors Developer's Manual. |
| $\dagger$ Refer Table 9 on page 37 for legends of various Type codes. <br> $\dagger \dagger$ Refer to the Intel ${ }^{\circledR}$ IXP43X Product Line of Network Processors Developer's Manual for information on how to select an interface. |  |  |  |  |  |  |

Table 14. UTOPIA Level 2/ MII_A (Sheet 4 of 5)

| Name | $\begin{aligned} & \text { Power } \\ & \text { on } \\ & \text { Reset }^{\dagger} \end{aligned}$ | Reset ${ }^{\dagger}$ | Normal After Reset Until Software Enables | Possible Configur ations After Softwar e Enables | Type ${ }^{\dagger}$ | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| UTP_IP_DATA[3:0] / <br> ETHA_RXDATA[3:0] | Z | VI | VI | VI | I | UTOPIA Level 2 Mode of Operation: <br> UTOPIA Level 2 input data. Also known as RX_DATA. <br> Used by the processor to receive data from an ATM UTOPIA Level 2-compliant PHY. <br> MII Mode of Operation: <br> Receives data bus from the PHY; asserted synchronously with respect to ETHA_RXCLK. <br> When the interface/signal is enabled and is not being used in a system design, it should be pulled high with a $10 \mathrm{~K} \Omega$ resistor. <br> When the interface is disabled through the UTOPI A Level 2 and/or the NPE-A Ethernet soft fuse and is not being used in a system design, it is not required for any connection. (Refer to Expansion Bus Controller chapter of the Intel ${ }^{\circledR}$ IXP43X Product Line of Network Processors Developer's Manual). |
| $\begin{aligned} & \text { UTP_IP_DATA[4] / } \\ & \text { ETHA_RXDV } \end{aligned}$ | Z | VI | VI | VI | I | UTOPIA Level 2 Mode of Operation: <br> UTOPIA Level 2 input data. Also known as RX_DATA. <br> Used by to the processor to receive data from an ATM UTOPI A Level 2-compliant PHY. <br> MII Mode of Operation: <br> Receive data valid used to inform the MII interface about data that is being sent by the Ethernet PHY. <br> This MAC does not contain hardware hashing capabilities that are local to the interface. When the interface/signal is enabled and is not being used in a system design, the interface/ signal should be pulled high with a $10-\mathrm{K} \Omega$ resistor. When this interface is disabled through the UTOPIA Level 2 and/or the NPE-A Ethernet soft fuse (and is not being used in a system design, it is not required for any connection. Refer to Expansion Bus Controller chapter of the Intel ${ }^{\circledR}$ IXP43X Product Line of Network Processors Developer's Manual. |
| $\begin{aligned} & \text { UTP_IP_DATA[5] / } \\ & \text { ETHA_COL } \end{aligned}$ | Z | VI | VI | VI | I | UTOPIA Level 2 Mode of Operation: <br> UTOPIA Level 2 input data. Also known as RX_DATA. <br> Used by the processor to receive data from an ATM UTOPIA Level 2-compliant PHY. <br> - When an NPE A is configured in UTOPIA Level 2 mode of operation and the signal is not used, it should be pulled high through a $10-\mathrm{K} \Omega$ resistor. <br> MII Mode of Operation: <br> Asserted by the PHY when a collision is detected by the PHY. <br> - When an NPE A is configured in MII mode of operation and the signal is not used, it should be pulled low through a $10-\mathrm{K} \Omega$ resistor. <br> When this interface is disabled through the UTOPI A Level 2 and/ or the NPE-A Ethernet soft fuse and is not being used in a system design, it is not required for any connection. Refer to Expansion Bus Controller chapter of the Intel ${ }^{\circledR}$ IXP43X Product Line of Network Processors Developer's Manual. |

$\begin{array}{ll}\dagger & \text { Refer Table } 9 \text { on page } 37 \text { for legends of various Type codes. } \\ \dagger \dagger & \text { Refer to the Intel }{ }^{\circledR} \text { IXP43X Product Line of Network Processors Developer's Manual for information on how to select an interface. }\end{array}$
December Number: 316842; Revision: 003US

| Name |  | Reset $^{\dagger}$ | Normal After Reset Until Software Enables | Possible Configur ations After Softwar e Enables | Type ${ }^{\dagger}$ | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| UTP_IP_DATA[6] / ETHA_CRS | Z | VI | VI | VI | 1 | UTOPIA Level 2 Mode of Operation: <br> UTOPIA Level 2 input data. Also known as RX_DATA. <br> Used by the processor to receive data from an ATM UTOPIA Level 2-compliant PHY. <br> MII Mode of Operation: <br> Asserted by the PHY when transmit medium or receive medium is active. De-asserted when both the transmit and receive medium are idle. Remains asserted throughout the duration of collision condition. PHY asserts CRS asynchronously and de-asserts synchronously with respect to ETHA_RXCLK. <br> When this interface/signal is enabled and is not being used in a system design, the interface/ signal should be pulled high with a $10-\mathrm{K} \Omega$ resistor. When this interface is disabled through the UTOPIA Level 2 and/or the NPE-A Ethernet soft fuse and is not being used in a system design, it is not required for any connection. Refer to Expansion Bus Controller chapter of the Intel ${ }^{\circledR}$ IXP43X Product Line of Network Processors Developer's Manual. |
| UTP_IP_DATA[7] | Z | VI | VI | VI | 1 | UTOPIA Level 2 Mode of Operation: <br> UTOPIA Level 2 input data. Also known as RX_DATA. <br> Used by the processor to receive data from an ATM UTOPIA Level 2-compliant PHY. <br> MII Mode of Operation: <br> Not Used. <br> When this interface/signal is enabled and is not being used in a system design, the interface/ signal should be pulled high with a $10-\mathrm{K} \Omega$ resistor. When this interface is disabled through the UTOPIA Level 2 and/or the NPE-A Ethernet soft fuse and is not being used in a system design, it is not required for any connection. Refer to Expansion Bus Controller chapter of the Intel ${ }^{\circledR}$ IXP43X Product Line of Network Processors Developer's Manual. |
| UTP_IP_ADDR[4:0] | Z | Z | Z | VO | 1/0 | Receive PHY address bus. <br> Used by the processor while operating in an MPHY mode to poll and select a single PHY at any given point of time. |
| UTP_IP_FCO | Z | Z | Z | VO | TRI | UTOPIA Level 2 Input Data Flow Control Output signal: Also known as the RX_ENB_N. In a SPHY configuration, UTP_IP_FCO is used to inform the PHY that the processor is ready to accept data. <br> In MPHY configurations, UTP_IP_FCO is used to select those PHY drives that signals UTP_RX_DATA and UTP_RX_ $\bar{S} O \bar{C}$. The PHY is selected by placing the PHY's address on the UTP_IP_ADDR and bringing UTP_OP_FCO to logic 1 during the current clock, followed by the UTP_OP_FCO going to a logic 0 on the next clock cycle. <br> When this interface/signal is enabled and is not being used in a system design, the interface/ signal should be pulled high with a $10-\mathrm{K} \Omega$ resistor. |
| $\dagger$ Refer Table 9 on page 37 for legends of various Type codes. <br> $\dagger \dagger$ Refer to the Intel ${ }^{\circledR}$ IXP43X Product Line of Network Processors Developer's Manual for information on how to select an interface. |  |  |  |  |  |  |


| Name |  | Reset ${ }^{\dagger}$ | Normal After Reset Until Software Enables | Possible Configur ations After Softwar e Enables | Type ${ }^{\dagger}$ | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ETHC_MDIO | Z | Z | Z | VB | 1/0 | Management data input output. Provides the write data to both PHY devices connected to each MII interface. An external pull-up resistor of 1.5 K ohm is required on ETHC_MDIO to properly quantify the external PHYs used in the system. For specific implementation, see the IEEE 802.3 specification. <br> Should be pulled high through a $10-\mathrm{K} \Omega$ resistor when not being utilized in the system. |
| ETHC_MDC | Z | Z | VI | VB | 1/0 | Management data clock. Management data interface clock is used to clock the MDIO signal as an output and sample the MDIO as an input. The ETHC_MDC is an input on power up and can be configured to be an output through Intel APIs documented in the Intel ${ }^{\circledR}$ IXP400 Software Programmer's Guide. |
| ETHC_TXCLK | Z | VI | VI | VI | I | Externally supplied transmit clock. <br> - 25 MHz for 100 Mbps operation <br> - 2.5 MHz for 10 Mbps <br> This MAC contains hardware hashing capabilities that are local to the interface. When this interface/signal is enabled and is not being used in a system design, the interface/ signal should be pulled high with a $10-\mathrm{K} \Omega$ resistor. |
| ETHC_TXDATA[3:0] | Z | 0 | VO | VO | 0 | Transmit data bus to PHY, asserted synchronously with respect to ETHC_TXCLK. This MAC contains hardware hashing capabilities that are local to the interface. |
| ETHC_TXEN | Z | 0 | VO | VO | 0 | Indicates that the PHY is being presented with nibbles on the MII interface. Asserted synchronously, with respect to ETHC_TXCLK, at the first nibble of the preamble, and remains asserted until all the nibbles of a frame are presented. This MAC contains hardware hashing capabilities that are local to the interface. |
| ETHC_RXCLK | Z | VI | VI | VI | 1 | Externally supplied receive clock: <br> - 25 MHz for 100 Mbps operation <br> - 2.5 MHz for 10 Mbps <br> This MAC contains hardware hashing capabilities that are local to the interface. <br> Should be pulled high through a $10-\mathrm{K} \Omega$ resistor when not being utilized in the system. |
| ETHC_RXDATA[3:0] | Z | VI | VI | VI | I | Receive data bus from PHY, data sampled synchronously, with respect to ETHC_RXCLK. This MAC contains hardware hashing capabilities that are local to the interface. <br> Should be pulled high through a $10-\mathrm{K} \Omega$ resistor when not being utilized in the system. |
| ETHC_RXDV | Z | VI | VI | VI | 1 | Receive data valid is used to inform the MII interface about data that is being sent by the Ethernet PHY <br> This MAC contains hardware hashing capabilities that are local to the interface. Should be pulled high through a $10-\mathrm{K} \Omega$ resistor when not being utilized in the system. |
| $\dagger$ Refer Table 9 on page 37 for legends of various Type codes <br> $\dagger \dagger$ Refer to the Intel ${ }^{\circledR}$ IXP43X Product Line of Network Processors Developer's Manual for information on how to select an interface. |  |  |  |  |  |  |


| Name | $\begin{aligned} & \text { Power } \\ & \text { on } \\ & \text { Reset }^{\dagger} \end{aligned}$ | Reset ${ }^{\dagger}$ | Normal After Reset Until Software Enables | Possible Configur ations After Softwar e Enables | Type ${ }^{\dagger}$ | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ETHC_COL | Z | VI | VI | VI | I | Asserted by the PHY when a collision is detected by the PHY. This MAC contains hardware hashing capabilities that are local to the interface. <br> Should be pulled high through a $10-\mathrm{K} \Omega$ resistor when not being utilized in the system When this interface is disabled through the NPE-C Ethernet soft fuse (refer to the Expansion Bus Controller chapter of the Intel ${ }^{\circledR}$ IXP43X Product Line of Network Processors Developer's Manual) and is not being used a system design, this interface/signal is not required for any connection. |
| ETHC_CRS | Z | VI | VI | VI | I | Asserted by the PHY when the transmit medium or receive medium are active. De-asserted when both the transmit and receive medium are idle. Remains asserted throughout the duration of collision condition. PHY asserts CRS asynchronously and de-asserts synchronously with respect to ETHC_RXCLK. <br> This MAC contains hardware hashing capabilities that are local to the interface. <br> Should be pulled high through a $10-\mathrm{K} \Omega$ resistor when not being utilized in the system. |
| $\dagger$ Refer <br> $\dagger \dagger$ Refer t | Refer Table 9 on page 37 for legends of various Type codes <br> Refer to the Intel ${ }^{\circledR}$ IXP43X Product Line of Network Processors Developer's Manual for information on how to select an interface. |  |  |  |  |  |


| Table 16. Expansion Bus I nterface (Sheet 1 of 2) |
| :--- |
| Name $\begin{array}{c}\text { Power } \\ \text { on } \\ \text { Reset }\end{array}$ |
| EX_CLK |

Downloaded from Arrow.com.
Table 16. Expansion Bus Interface (Sheet 2 of 2)

| Name | $\begin{aligned} & \text { Power } \\ & \text { on } \\ & \text { Reset }^{\dagger} \end{aligned}$ | Reset ${ }^{\dagger}$ | Normal After Reset Until Software Enables | Possible Configur ations After Softwar e Enables | Type ${ }^{\dagger}$ | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| EX_RD_N | Z | H | VB | VB | 0 | Expansion bus read enable signal. |
| EX_CS_N[3:0] | Z | H | VB | VB | 0 | Used to drive chip selects for outbound transactions of the expansion bus. |
| EX_DATA[15:0] | Z | H | VB | VB | $1 / 0$ | Expansion-bus, bidirectional data. |
| EX_IOWAIT_N | Z | VI | VI | VI | 1 | Data that is ready/acknowledge from expansion-bus devices. Expansion-bus access is halted when an external device sets EX_IOWAIT_N to logic 0 and resume from the halted location once the external device sets EX_IOWAIT_N to logic 1. This signal affects those access that use EX_CS_N[3:0] when the chip select is configured in Intel and Motorola modes of operation. During idle cycles, the board is responsible for ensuring that EX_IOWAIT_N is pulled-up. It should be pulled high through a $10-\mathrm{K} \Omega$ resistor when it is not utilized in the system. |
| $\dagger$ Refer Table 9 on page 37 for legends of various Type codes. |  |  |  |  |  |  |

Table 17. UART Interface

| Name | $\begin{aligned} & \text { Power } \\ & \text { on } \\ & \text { Reset }^{\dagger} \end{aligned}$ | Reset ${ }^{\dagger}$ | Normal After Reset Until Software Enables | Possible Configur ations After Softwar e Enables | Type ${ }^{\dagger}$ | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RXDATA0 | Z | VI | VI | VI | I | UART serial data input to UART Pins. <br> Should be pulled high through a $10-\mathrm{K} \Omega$ resistor when not being utilized in the system. |
| TXDATA0 | Z | V0 | VO | VO | 0 | UART serial data output. The TXD signal is set to the MARKING (logic 1) state upon a reset operation. |
| CTSO_N | H | VI/H | VI/H | VI/H | I | UART CLEAR-TO-SEND input to UART Pins. <br> When logic 0 , this pin indicates that the modem or data set connected to the UART interface of the processor is ready to exchange data. The signal is a modem status input whose condition can be tested by the processor. <br> Should be pulled high through a $10-\mathrm{K} \Omega$ resistor when not being utilized in the system. |
| RTS0_N | Z | V0 | VO | VO | 0 | UART REQUEST-TO-SEND output: <br> When logic 0 , this informs the modem or the data set connected to the UART interface of the processor that the UART is ready to exchange data. A reset sets the request to send signal to logic 1. LOOP-mode operation holds this signal in its inactive state (logic 1). |
| $\dagger \quad$ Refer Table 9 on page 37 for legends of various Type codes. |  |  |  |  |  |  |

Table 18. Serial Peripheral Port Interface

| Name | $\begin{gathered} \text { Power } \\ \text { on } \\ \text { Reset }^{\dagger} \end{gathered}$ | Reset ${ }^{\dagger}$ | Normal After Reset Until Software Enables | Possible Configur ations After Softwar e Enables | Type ${ }^{\dagger}$ | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SSP_SCLK | Z | 0 | VO | VO | 0 | SSP_SCLK is the serial bit clock used to control the timing of a transfer. SSP SCLK can be generated internally (Master mode) as defined by a control register bit internal to IXP43X network processors. |
| SSP_SFRM | Z | 1 | VO | VO | 0 | SSP_SFRM is the serial frame indicator that indicates beginning and end of a serialized data word. The SSP_SFRM can be generated internally (Master mode) or taken from an external source (Slave mode) as defined by a control register bit internal to the IXP43X network processors. This signal is either active low or active high depending upon the mode of operation. <br> Refer to the Intel ${ }^{\circledR}$ IXP43X Product Line of Network Processors Developer's Manual for additional information. |
| SSP_TXD | Z | 0 | VO | VO | 0 | SSP_TXD is the Transmit data (serial data out) serialized data line. Sample length is a function of the selected serial data sample size. |
| SSP_RXD | Z | VI | VI | VI | I | SSP_RXD is the Receive data (serial data) in a serialized data line. Sample length is a function of the selected serial data sample size. <br> Should be pulled high through a $10-\mathrm{K} \Omega$ resistor when not being utilized in the system. |
| SSP_EXTCLK | Z | VI | VI | VI | 1 | SSP_EXTCLK is an external clock that can be selected to replace the internal 3.6864 MHz clock. The SSP_EXTCLK input is selected by setting various internal registers to appropriate values. <br> Should be pulled high through a $10-\mathrm{K} \Omega$ resistor when not being utilized in the system. |


| Name | $\begin{aligned} & \text { Power } \\ & \text { on } \\ & \text { Reset }^{\dagger} \end{aligned}$ | Reset ${ }^{\dagger}$ | Normal After Reset Until Software Enables | Possible Configur ations After Softwar e Enables | Type ${ }^{\dagger}$ | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| USB_PO_POS | Z | Z | VB | VB | 1/0 | Positive signal of the differential USB receiver/driver for the USB host interface. <br> When this interface/signal is enabled and is not being used in a system design, the interface/signal should be pulled low with a $10-K \Omega$ resistor. When this interface is disabled through the USB Device soft fuse and is not being used in a system design, it is not required for any connection. Refer to Expansion Bus Controller chapter of the Intel ${ }^{\circledR}$ IXP43X Product Line of Network Processors Developer's Manual. |
| USB_PO_NEG | Z | Z | VB | VB | 1/0 | Negative signal of the differential USB receiver/driver for the USB host interface. <br> When this interface/signal is enabled and is not being used in a system design, the interface/signal should be pulled low with a $10-\mathrm{K} \Omega$ resistor. When this interface is disabled through the USB Device soft fuse and is not being used in a system design, it is not required for any connection. Refer to Expansion Bus Controller chapter of the Intel ${ }^{\circledR}$ IXP43X Product Line of Network Processors Developer's Manual. |
| $\begin{aligned} & \text { USB_PO_PWRE } \\ & \mathrm{N} \end{aligned}$ | Z | Z | VO | VO | 0 | Enables the external VBUS power source. |
| USB_PO_OC | Z | Z | VI | VI | 1 | External VBUS power is in over current condition <br> When this interface/signal is enabled and is not being used in a system design, the interface/signal should be pulled low with a $10-K \Omega$ resistor. When this interface is disabled through the USB Device soft fuse and is not being used in a system design, it is not required for any connection. Refer to Expansion Bus Controller chapter of the Intel ${ }^{\circledR}$ IXP43X Product Line of Network Processors Developer's Manual. |
| USB_P1_POS | Z | Z | VB | VB | 1/0 | Positive signal of the differential USB receiver/driver for the USB host interface. <br> When this interface/signal is enabled and is not being used in a system design, the interface/signal should be pulled low with a $10-\mathrm{K} \Omega$ resistor. When this interface is disabled through the USB Device soft fuse. Refer to Expansion Bus Controller chapter of the Intel ${ }^{\circledR}$ IXP43X Product Line of Network Processors Developer's Manual. |
| USB_P1_NEG | Z | Z | VB | VB | 1/0 | Negative signal of the differential USB receiver/driver for the USB host interface. <br> When this interface/signal is enabled and is not being used in a system design, the interface/signal should be pulled low with a $10-\mathrm{K} \Omega$ resistor. When this interface is disabled through the USB Device soft fuse and is not being used in a system design, it is not required for any connection. Refer to Expansion Bus Controller chapter of the Intel ${ }^{\circledR}$ IXP43X Product Line of Network Processors Developer's Manual. |
| $\begin{aligned} & \text { USB_P1_PWRE } \\ & \mathrm{N} \end{aligned}$ | Z | Z | VO | VO | 0 | Enable the external VBUS power source. |
| USB_P1_OC | Z | Z | VI | VI | 1 | External VBUS power is in over current condition <br> When this interface/signal is enabled and is not being used in a system design, the interface/signal should be pulled low with a $10-\mathrm{K} \Omega$ resistor. When this interface is disabled through the USB Device soft fuse and is not being used in a system design, it is not required for any connection. Refer to Expansion Bus Controller chapter of the Intel ${ }^{\circledR}$ IXP43X Product Line of Network Processors Developer's Manual. |
| $\dagger \quad$ Refer Table 9 on page 37 for legends of various Type codes. |  |  |  |  |  |  |

4.0 Package Information
Table 20. Oscillator Interface

| Name | Power <br> on <br> Reset $^{\dagger}$ | Reset $^{\dagger}$ | Normal <br> After <br> Reset <br> Until <br> Software <br> Enables | Possible <br> Configur <br> ations <br> After <br> Softwar <br> e <br> Enables | Type $^{\dagger}$ | Description |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| OSC_IN | $\mathrm{n} / \mathrm{a}$ | VI | VI | VI | I | $33.33-\mathrm{MHz}$, sinusoidal input signal. Can be driven by an oscillator. |
| OSC_OUT | $\mathrm{n} / \mathrm{a}$ | VO | VO | VO | O | $33.33-\mathrm{MHz}$, sinusoidal output signal. Left disconnected when being driven by an oscillator. |
| $\dagger \quad$ Refer Table 9 on page 37 for legends of various Type codes. |  |  |  |  |  |  |


| Table 21. | GPI | ter |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Name |  | Reset ${ }^{\dagger}$ | Normal After Reset Until Software Enables | Possible Configur ations After Softwar e Enables | Type ${ }^{\dagger}$ | Description |
| GPIO[12:0] | Z | Z | VI | VB | 1/0 | General purpose Input/Output pins. Can be configured as an input or an output. As an input, each signal can be configured a processor interrupt. Default after reset is to be configured as input. Some GPIO may serve as an optional alternate function. <br> Refer to Section 3.1.11, "GPIO" on page 27 for additional details on the alternate function mapping. Should be pulled high using a $10-\mathrm{K} \Omega$ resistor when it is not utilized in the system. |
| GPI O[13] | Z | Z | VI | VB | 1/0 | General purpose Input/Output pins. May be configured as an input or an output. Default after reset is to be configured as inputs. Some GPIO may serve as an optional alternate function. <br> Refer to Section 3.1.11, "GPIO" on page 27 for additional details on the alternate function mapping. Should be pulled high using a $10-\mathrm{K} \Omega$ resistor when it is not utilized in the system. |
| GPI O[14] | Z | Z | VI | VB | 1/0 | Can be configured in the same as GPIO Pin 13 or a clock output. Configuration as an output clock can be set at various speeds up to 33.33 MHz with various duty cycles. Configured as an input upon reset. Some GPIO may serve as an optional alternate function. <br> Refer to Section 3.1.11, "GPIO" on page 27 for additional details on the alternate function mapping. Should be pulled high through a $10-\mathrm{K} \Omega$ resistor when not utilized in the system. |
| GPI O[15] | 0 | clkout / VO | VO | VB | 1/0 | Can be configured the same as GPIO Pin [13:8] or as a clock output. Configuration as an output clock can be set at various speeds of up to 33.33 MHz with various duty cycles. As an input, signal can be configured as a processor interrupt for Type Register 2. Configured as an output upon reset. Can be used to clock the expansion interface after reset. Some GPIO may serve as an optional alternate function. <br> Refer to Section 3.1.11, "GPIO" on page 27 for additional details on the alternate function mapping. <br> Should be pulled high through a $10-\mathrm{K} \Omega$ resistor and is set to an input when it is not utilized in the system. The interface should be set to an input in when not used. |
| $\dagger \quad$ Refer Table 9 on page 37 for legends of various Type codes. |  |  |  |  |  |  |

4.0 Package Information
Table 22. JTAG I nterface

| Name |  | Reset ${ }^{\dagger}$ | Normal After Reset Until Software Enables | Possible Configur ations After Software Enables | Type ${ }^{\dagger}$ | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| JTG_TMS | H | VI / H | VI/H | VI/H | 1 | Test mode selected for the IEEE 1149.1 JTAG interface. |
| JTG_TDI | H | VI/H | VI/H | VI/H | 1 | Input data for the IEEE 1149.1 JTAG interface. |
| JTG_TDO | Z | VO/Z | Vo / Z | Vo / Z | TRI | Output data for the IEEE 1149.1 JTAG interface. |
| JTG_TRST_N | H | VI/H | VI | VI | 1 | Used to reset the IEEE 1149.1 JTAG interface. <br> Note: The JTG_TRST_N signal should be asserted (driven low) during power-up, else the TAP controller will not be initialized properly and the processor can be locked. When the JTAG interface is not being used, the signal is pulled low using a $100 \Omega$ resistor. |
| JTG_TCK | Z | VI | VI | VI | 1 | Used as the clock for the IEEE 1149.1 JTAG interface. |
| $\dagger \quad$ Refer Table 9 on page 37 for legends of various Type codes. |  |  |  |  |  |  |


| Name | $\begin{aligned} & \text { Power } \\ & \text { on } \\ & \text { Reset }^{\dagger} \end{aligned}$ | Reset ${ }^{\dagger}$ | Normal After Reset Until Software Enables | Normal After Software Enables | Type ${ }^{\dagger}$ | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BYPASS_CLK | Z | VI | VI | VI | I | Used for testing only. It is pulled high using a $10-\mathrm{K} \Omega$ resistor under normal operation. |
| SCANTESTMODE_N | VI/H | VI/H | VI/ H | VI/ H | I | Used for testing only. It is pulled high using a $10-\mathrm{K} \Omega$ resistor under normal operation. |
| RESET_IN_N | VI/H | VI/H | VI/ H | VI/ H | 1 | Used as a reset input to the device when PWRON_RESET_N is in an inactive state and once power up conditions are met. Power up conditions include the following: <br> 1. Power supplies reaching a safe stable condition and <br> 2. The PLL achieving a locked state |
| PWRON_RESET_N | VI/H | VI/H | V I/ H | VI/ H | I | Signal that is used reset all internal logic to a known state. The PWRON_RESET_N signal is a $3.3-\mathrm{V}$ signal. |
| HIGHZ_N | VI / H | VI / H | VI/ H | VI/ H | 1 | Used for testing only Is pulled high using a $10-\mathrm{K} \Omega$ resistor for normal operation. |
| USB_RBIASP | Z | VO | VO | VO | 0 | Analog pin is used for RCOMP and iCOMP® and must be connected to a $22.6 \Omega$ resistor to ground. Refer to Figure 15. <br> Note: The recommended specification are $1 \%$ and $1 / 8 \mathrm{~W}$. |
| $\dagger \quad$ Refer Table 9 on page 37 for legends of various Type codes. |  |  |  |  |  |  |

4.0 Package Information
Table 23. System I nterface (Sheet 2 of 2)

| Name | Power <br> on <br> Reset $^{\dagger}$ | Reset $^{\dagger}$ | Normal <br> After Reset <br> Until <br> Software <br> Enables | Normal <br> After <br> Software <br> Enables | Type $^{\dagger}$ | Description |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| USB_RBIASN | Z | Z | VI | VI | I | Analog pin shorted to USB_RBIASP to provide feedback to internal circuitry for <br> RCOMP and ICOMP. Refer to Figure 15. |
| PLL_LOCK | 0 | VO | VO | VO | O | Signal used to inform an external reset logic about achievement of locked state by <br> internal PLL. PLL_LOCK is de-asserted during a watchdog timeout. |
| $\dagger$ |  |  |  |  |  |  |

Table 24. Power Interface (Sheet 1 of 2)

| Name |  | Reset <br> $\dagger$ | Normal After Reset Until Software Enables | Possible Configura tions After Software Enables | Type ${ }^{\dagger}$ | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VCC | N/A | N/A | N/A | N/A | 1 | 1.3-V power supply input pins are used for the internal logic. |
| VCC33 | N/A | N/A | N/A | N/A | 1 | 3.3-V power supply input pins are used for the peripheral (1/O) logic. |
| VCCDDR | N/A | N/A | N/A | N/A | I | $1.8-\mathrm{V}$ or $2.5-\mathrm{V}$ power supply input pins are used for the DDR memory interface. |
| VSS | N/A | N/A | N/A | N/A | 1 | Ground power supply input pins are used for the $3.3-\mathrm{V}, 2.5-\mathrm{V}, 1.8-\mathrm{V}$, and the $1.3-\mathrm{V}$ power supplies. |
| USB_v5REF | N/A | N/A | N/A | N/A | 1 | 5-V power supply input pins are used for reference voltage. <br> Note: 3.3-V power supply input can be used but causes damage to the USB controller if signal pin is shorted to 5V VBUS. |
| VCCP_OSC | N/A | N/A | N/A | N/A | 1 | 3.3-V power supply input pins are used for peripheral (I/O) logic of the analog oscillator circuitry. Require special power filtering circuitry. Refer to Figure 10 on page 86. |
| VCCF | N/A | N/A | N/A | N/A | 1 | 1.3-V power supply input pin. Dedicated for Fuse. |
| VSSAUBG | N/A | N/A | N/A | N/A | 1 | Specialized ground for USB Band Gap. |
| VCCAUPLL | N/A | N/A | N/A | N/A | 1 | 1.3-V power supply input pins are used for USB PLL. Requires special power filtering circuitry. Refer to Figure 11 on page 86. |
| VCCAUBG | N/A | N/A | N/A | N/A | 1 | 3.3-V power supply input pins are used for USB Band Gap Requires special power filtering circuitry. Refer to Figure 12 on page 87. |
| VCCPUSB | N/A | N/A | N/A | N/A | 1 | 3.3-V power supply input pins are used for USB IO. |
| $\dagger \quad$ Refer Table 9 on page 37 for legends of various Type codes. |  |  |  |  |  |  |

4.0 Package Information
Table 24. Power Interface (Sheet 2 of 2)

| Name | Power <br> on <br> Reset $^{\dagger}$ | Reset <br> $\dagger$ | Normal <br> After <br> Reset <br> Until <br> Software <br> Enables | Possible <br> Configura <br> tions <br> After <br> Software <br> Enables | Type $^{\dagger}$ |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| VCCUSBCORE | N/A | N/A | N/A | N/A | I | 1.3-V power supply input pins are used for USB IO core. |
| VCCA | N/A | N/A | N/A | N/A | I | $1.3-V$ power supply input pins are used for internal logic of the analog phase lock-loop circuitry. <br> Requires special power filtering circuitry. Refer to Figure 9 on page 85. |
| $\dagger$ |  |  |  |  |  |  |
| Refer Table 9 on page 37 for legends of various Type codes. |  |  |  |  |  |  |

4.0 Package Information

### 4.2 Package Description

The package is shown in Figure 7 and Figure 8.
Figure 7. 460-Pin PBGA Package (Side View)


Figure 8. 460-Pin PBGA Package (Top and Bottom View)


Table 25. Part Numbers; Lead Free (pb-free) Packaging

| Device | Stepping | Speed <br> (MHz) | Part Number | Temperature Offering |
| :---: | :---: | :---: | :---: | :---: |
| Intel ${ }^{\circledR}{ }^{\text {a }}$ IXP435 Network Processor | A1 | 667 | NHIXP435AE | Commercial |
| Intel ${ }^{\circledR}$ IXP435 Network Processor | A1 | 667 | NHIXP435AET | Extended |
| Intel ${ }^{\circledR}$ IXP435 Network Processor | A1 | 533 | NHIXP435AD | Commercial |
| Intel ${ }^{\circledR}$ IXP435 Network Processor | A1 | 533 | NHIXP435ADT | Extended |
| Intel ${ }^{\circledR}$ IXP435 Network Processor | A1 | 400 | NHI XP435AC | Commercial |
| Intel ${ }^{\circledR}{ }^{\text {® }}$ IXP435 Network Processor | A1 | 400 | NHIXP435ACT | Extended |
| Intel ${ }^{\circledR}$ IXP433 Network Processor | A1 | 533 | NHIXP433AD | Commercial |
| Intel ${ }^{\circledR}{ }^{\text {I }}$ IXP432 Network Processor | A1 | 400 | NHIXP432AC | Commercial |
| Intel ${ }^{\circledR}$ IXP431 Network Processor | A1 | 400 | NHIXP431AC | Commercial |
| Intel ${ }^{\circledR}{ }^{\text {I }}$ IXP430 Network Processor | A1 | 667 | NHIXP430AE | Commercial |

Table 25. Part Numbers; Lead Free (pb-free) Packaging

| Device | Stepping | Speed <br> $(\mathrm{MHz})$ | Part Number | Temperature <br> Offering |
| :---: | :---: | :---: | :---: | :---: |
| Inte ${ }^{\circledR}{ }^{\circledR}$ IXP430 Network Processor | A1 | 533 | NHIXP430AD | Commercial |
| Inte ${ }^{\circledR}{ }^{\text {IXP430 Network Processor }}$ | A1 | 400 | NHIXP430AC | Commercial |
| Inte ${ }^{\circledR}$ IXP430 Network Processor | A1 | 400 | NHIXP430ACT | Extended |

### 4.3 Signal-Pin Description

While designing with a multi-function processor, you can build a board design that allows a group of products to be produced from a single board design. When this occurs, some features of a given processor are not used.

Table 26. Processors' Ball Map Assignments (Sheet 1 of 21)

| Ball | Signal Name |  | Processor Number |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Configuration 1 | Configuration 2 | I ntel ${ }^{\circledR}$ I XP435 Network Processor | I ntel ${ }^{\circledR}$ I XP433 Network Processor | I ntel ${ }^{\circledR}$ I XP432 Network Processor | I ntel ${ }^{\circledR}$ I XP431 Network Processor | I ntel ${ }^{\circledR}$ I XP430 Network Processor |
| A1 | VSS |  | X | X | X | X | X |
| A2 | VSS |  | X | X | X | X | X |
| A3 | VCCDDR |  | X | X | X | X | X |
| A4 | D_RES[2] |  | X | X | X | X | X |
| A5 | D_MA[6]] |  | X | X | X | X | X |
| A6 | D_WE_N |  | X | X | X | X | X |
| A7 | VSS |  | X | X | X | X | X |
| A8 | D_DQ[31] |  | X | X | X | X | X |
| A9 | D_MA[13] |  | X | X | X | X | X |
| A10 | D_MA[11] |  | X | X | X | X | X |
| A11 | D_CB[4] |  | X | X | X | X | X |
| A12 | D_CB[6] |  | X | X | X | X | X |
| A13 | D_CB[3] |  | X | X | X | X | X |
| A14 | D_CS_N[0] |  | X | X | X | X | X |
| A15 | VSS |  | X | X | X | X | X |
| A16 | USB_P1_NEG |  | X | X | X | X | X |
| A17 | VSS |  | X | X | X | X | X |
| A18 | USB_PO_NEG |  | X | X | X | X | X |
| A19 | VCCAUBG |  | X | X | X | X | X |
| A20 | USB_P0_PWREN |  | X | X | X | X | X |
| A21 | PCI_REQ_N[3] |  | X | X | X | X | X |
| A22 | PCI_AD[30] |  | X | X | X | X | X |
| A23 | PCI_AD[24] |  | X | X | X | X | X |
| A24 | VSS |  | X | X | X | X | X |
|  |  |  |  |  |  |  |  |
| 1. | nterfaces not being utilized at a system level can require either an external pull-up or pull-down resistors. For detailed information and requirements, refer to Section 4.1, "Functional Signal Definitions" on page 36. |  |  |  |  |  |  |
| 2. | Configuration 1 and 2 are set by the Expansion bus configuration when Reset is deasserted. For more information, refer to the UTOPIA/Ethernet Configuration Options table in the Expansion Bus subsection of the Intel ${ }^{\circledR}$ IXP43X Product Line of Network Processors Developer's Manual |  |  |  |  |  |  |
| 3. | Blank field indicates that there is no physical ball on package. |  |  |  |  |  |  |

Table 26. Processors' Ball Map Assignments (Sheet 2 of 21)

| Ball | Signal Name | Processor Number |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Configuration 1 Configuration 2 | Intel ${ }^{\circledR}$ I XP435 Network Processor | I ntel ${ }^{\circledR}$ I XP433 Network Processor | I ntel ${ }^{\circledR}$ I XP432 Network Processor | Intel ${ }^{\circledR}$ I XP431 <br> Network <br> Processor | I ntel ${ }^{\circledR}$ I XP430 Network Processor |
| B1 | VSS | X | X | X | X | X |
| B2 | VSS | X | X | X | X | X |
| B3 | VCCDDR | X | X | X | X | X |
| B4 | D_RES[1] | X | X | X | X | X |
| B5 | VSS | X | X | X | X | X |
| B6 | D_DQ[28] | X | X | X | X | X |
| B7 | D_DQ[24] | X | X | X | X | X |
| B8 | D_DQ[30] | X | X | X | X | X |
| B9 | D_DQ[27] | X | X | X | X | X |
| B10 | VCCDDR | X | X | X | X | X |
| B11 | D_CB[1] | X | X | X | X | X |
| B12 | D_DQS[4] | X | X | X | X | X |
| B13 | D_CB[2] | X | X | X | X | X |
| B14 | D_CKE[1] | X | X | X | X | X |
| B15 | VCCDDR | X | X | X | X | X |
| B16 | USB_P1_POS | X | X | X | X | X |
| B17 | VSS | X | X | X | X | X |
| B18 | USB_P0_POS | X | X | X | X | X |
| B19 | VSSAUBG | X | X | X | X | X |
| B20 | USB_P1_PWREN | X | X | X | X | X |
| B21 | PCI_GNT_N[0] | X | X | X | X | X |
| B22 | PCI_REQ_N[1] | X | X | X | X | X |
| B23 | PCI_IDSEL | X | X | X | X | X |
| B24 | PCI_AD[20] | X | X | X | X | X |
| Notes: 1. | terfaces not being utilized at a system ll-down resistors. For detailed inform ge 36. | $m$ level can requir ation and requir | ire either an exte rements, refer to | ernal pull-up or Section 4.1, "Fun | ctional Signal D | efinitions" on |
| 2. 3. | onfiguration 1 and 2 are set by the Exp e UTOPIA/Ethernet Configuration Opt etwork Processors Developer's Manua ank field indicates that there is no ph | pansion bus conf tions table in the l yysical ball on pa | figuration when Re Expansion Bus s ackage. | Reset is deasserted subsection of the | d. For more inform $\text { Intel }{ }^{\circledR} \text { IXP43X Pr }$ | rmation, refer to Product Line of |

Table 26. Processors' Ball Map Assignments (Sheet 3 of 21)

| Ball | Signal Name |  | Processor Number |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Configuration 1 | Configuration 2 | Intel ${ }^{\circledR}$ I XP435 Network Processor | Intel ${ }^{\circledR}$ I XP433 Network Processor | I ntel ${ }^{\circledR}$ I XP432 Network Processor | I ntel ${ }^{\circledR}$ I XP431 Network Processor | I ntel ${ }^{\circledR}$ I XP430 Network Processor |
| C1 | VCCDDR |  | X | X | X | X | X |
| C2 | VSS |  | X | X | X | X | X |
| C3 | VSS |  | X | X | X | X | X |
| C4 | D_CRES0 |  | X | X | X | X | X |
| C5 | D_BA[0] |  | X | X | X | X | X |
| C6 | D_CK_N[2] |  | X | X | X | X | X |
| C7 | D_DQ[25] |  | X | X | X | X | X |
| C8 | D_DQS_N[3] |  | X | X | X | X | X |
| C9 | D_DQ[26] |  | X | X | X | X | X |
| C10 | D_CB[5] |  | X | X | X | X | X |
| C11 | D_CB[0] |  | X | X | X | X | X |
| C12 | D_DQS_N[4] |  | X | X | X | X | X |
| C13 | D_CB[7] |  | X | X | X | X | X |
| C14 | D_CKE[0] |  | X | X | X | X | X |
| C15 | D_CS_N[1] |  | X | X | X | X | X |
| C16 | VSS |  | X | X | X | X | X |
| C17 | USB_RBIASP |  | X | X | X | X | X |
| C18 | VSS |  | X | X | X | X | X |
| C19 | USB_P0_OC |  | X | X | X | X | X |
| C20 | PCI_SERR_N |  | X | X | X | X | X |
| C21 | PCI_REQ_N[2] |  | X | X | X | X | X |
| C22 | PCI_AD[27] |  | X | X | X | X | X |
| C23 | PCI_AD[18] |  | X | X | X | X | X |
| C24 | VCC33 |  | X | X | X | X | X |

## Notes:

1. Interfaces not being utilized at a system level can require either an external pull-up or pull-down resistors. For detailed information and requirements, refer to Section 4.1, "Functional Signal Definitions" on page 36 .
2. Configuration 1 and 2 are set by the Expansion bus configuration when Reset is deasserted. For more information, refer to the UTOPIA/Ethernet Configuration Options table in the Expansion Bus subsection of the Intel ${ }^{\circledR}$ IXP43X Product Line of Network Processors Developer's Manual
3. Blank field indicates that there is no physical ball on package.

Table 26. Processors' Ball Map Assignments (Sheet 4 of 21)


Table 26. Processors' Ball Map Assignments (Sheet 5 of 21)


## Notes:

1. Interfaces not being utilized at a system level can require either an external pull-up or pull-down resistors. For detailed information and requirements, refer to Section 4.1, "Functional Signal Definitions" on page 36 .
2. Configuration 1 and 2 are set by the Expansion bus configuration when Reset is deasserted. For more information, refer to the UTOPIA/Ethernet Configuration Options table in the Expansion Bus subsection of the Intel ${ }^{\circledR}$ IXP43X Product Line of Network Processors Developer's Manual
3. Blank field indicates that there is no physical ball on package.

Table 26. Processors' Ball Map Assignments (Sheet 6 of 21)


Table 26. Processors' Ball Map Assignments (Sheet 7 of 21)


## Notes:

1. Interfaces not being utilized at a system level can require either an external pull-up or pull-down resistors. For detailed information and requirements, refer to Section 4.1, "Functional Signal Definitions" on page 36 .
2. Configuration 1 and 2 are set by the Expansion bus configuration when Reset is deasserted. For more information, refer to the UTOPIA/Ethernet Configuration Options table in the Expansion Bus subsection of the Intel ${ }^{\circledR}$ IXP43X Product Line of Network Processors Developer's Manual
3. Blank field indicates that there is no physical ball on package.

Table 26. Processors' Ball Map Assignments (Sheet 8 of 21)

| Ball | Signal Name |  | Processor Number |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Configuration 1 | Configuration 2 | I ntel ${ }^{\circledR}$ I XP435 Network Processor | Intel ${ }^{\circledR}$ I XP433 Network Processor | I ntel ${ }^{\circledR}$ I XP432 Network Processor | I ntel ${ }^{\circledR}$ I XP431 Network Processor | Intel ${ }^{\circledR}$ I XP430 Network Processor |
| J1 | D_DQ[7] |  | X | X | X | X | X |
| J2 | D_DQ[6] |  | X | X | X | X | X |
| J3 | D_DQS[0] |  | X | X | X | X | X |
| J4 | VCCDDR |  | X | X | X | X | X |
| J5 | D_MA[4] |  | X | X | X | X | X |
| J6 | VCC |  | X | X | X | X | X |
| J7 |  |  |  |  |  |  |  |
| J8 |  |  |  |  |  |  |  |
| J9 |  |  |  |  |  |  |  |
| J10 |  |  |  |  |  |  |  |
| J11 |  |  |  |  |  |  |  |
| J12 |  |  |  |  |  |  |  |
| J13 |  |  |  |  |  |  |  |
| J14 |  |  |  |  |  |  |  |
| J15 |  |  |  |  |  |  |  |
| J16 |  |  |  |  |  |  |  |
| J17 |  |  |  |  |  |  |  |
| J18 |  |  |  |  |  |  |  |
| J19 | VCC |  | X | X | X | X | X |
| J20 | PCI_AD[26] |  | X | X | X | X | X |
| J21 | PCI_AD[19] |  | X | X | X | X | X |
| J22 | PCI_PAR |  | X | X | X | X | X |
| J 23 | VSS |  | X | X | X | X | X |
| J24 | PCI_AD[4] |  | X | X | X | X | X |

## Notes:

1. Interfaces not being utilized at a system level can require either an external pull-up or pull-down resistors. For detailed information and requirements, refer to Section 4.1, "Functional Signal Definitions" on page 36.
2. Configuration 1 and 2 are set by the Expansion bus configuration when Reset is deasserted. For more information, refer to the UTOPIA/Ethernet Configuration Options table in the Expansion Bus subsection of the Intel ${ }^{\circledR}$ IXP43X Product Line of Network Processors Developer's Manual
3. Blank field indicates that there is no physical ball on package.

Table 26. Processors' Ball Map Assignments (Sheet 9 of 21)


## Notes:

1. Interfaces not being utilized at a system level can require either an external pull-up or pull-down resistors. For detailed information and requirements, refer to Section 4.1, "Functional Signal Definitions" on page 36 .
2. Configuration 1 and 2 are set by the Expansion bus configuration when Reset is deasserted. For more information, refer to the UTOPIA/Ethernet Configuration Options table in the Expansion Bus subsection of the Intel ${ }^{\circledR}$ IXP43X Product Line of Network Processors Developer's Manual
3. Blank field indicates that there is no physical ball on package.

Table 26. Processors' Ball Map Assignments (Sheet 10 of 21)


Table 26. Processors' Ball Map Assignments (Sheet 11 of 21)


## Notes:

1. Interfaces not being utilized at a system level can require either an external pull-up or pull-down resistors. For detailed information and requirements, refer to Section 4.1, "Functional Signal Definitions" on page 36.
2. Configuration 1 and 2 are set by the Expansion bus configuration when Reset is deasserted. For more information, refer to the UTOPIA/Ethernet Configuration Options table in the Expansion Bus subsection of the Intel ${ }^{\circledR}$ IXP43X Product Line of Network Processors Developer's Manual
3. Blank field indicates that there is no physical ball on package.

Table 26. Processors' Ball Map Assignments (Sheet 12 of 21)


Table 26. Processors' Ball Map Assignments (Sheet 13 of 21)


## Notes:

1. Interfaces not being utilized at a system level can require either an external pull-up or pull-down resistors. For detailed information and requirements, refer to Section 4.1, "Functional Signal Definitions" on page 36 .
2. Configuration 1 and 2 are set by the Expansion bus configuration when Reset is deasserted. For more information, refer to the UTOPIA/Ethernet Configuration Options table in the Expansion Bus subsection of the Intel ${ }^{\circledR}$ IXP43X Product Line of Network Processors Developer's Manual
3. Blank field indicates that there is no physical ball on package.

Table 26. Processors' Ball Map Assignments (Sheet 14 of 21)


Table 26. Processors' Ball Map Assignments (Sheet 15 of 21)


## Notes:

1. Interfaces not being utilized at a system level can require either an external pull-up or pull-down resistors. For detailed information and requirements, refer to Section 4.1, "Functional Signal Definitions" on page 36 .
2. Configuration 1 and 2 are set by the Expansion bus configuration when Reset is deasserted. For more information, refer to the UTOPIA/Ethernet Configuration Options table in the Expansion Bus subsection of the Intel ${ }^{\circledR}$ IXP43X Product Line of Network Processors Developer's Manual
3. Blank field indicates that there is no physical ball on package.

Table 26. Processors' Ball Map Assignments (Sheet 16 of 21)


Table 26. Processors' Ball Map Assignments (Sheet 17 of 21)

| Ball | Signal Name |  | Processor Number |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Configuration 1 | Configuration 2 | I ntel ${ }^{\circledR}$ I XP435 Network Processor | I ntel ${ }^{\circledR}$ I XP433 Network Processor | I ntel ${ }^{\circledR}$ I XP432 Network Processor | I ntel ${ }^{\circledR}$ I XP431 Network Processor | I ntel ${ }^{\circledR}$ I XP430 Network Processor |
| Y1 | ETHC_RXDATA[1] |  | X | X | X | X | X |
| Y2 | ETHC_RXDATA[2] |  | X | X | X | X | X |
| Y3 | ETHC_RXCLK |  | X | X | X | X | X |
| Y4 | ETHC_MDC |  | X | X | X | X | X |
| Y5 | UTP_OP_DATA[4] | ETHA_TXEN | X | Config. 2 only | Config. 2 only | Config. 1 only | Config. 2 only |
| Y6 | UTP_IP_DATA[6] | ETHA_CRS | X | Config. 2 only | Config. 2 only | Config. 1 only | Config. 2 only |
| Y7 | VSS |  | X | X | X | X | X |
| Y8 | UTP_OP_ADDR[4] |  | X |  |  | X |  |
| Y9 | UTP_IP_SOC |  | X |  |  | X |  |
| Y10 | UTP_IP_ADDR[2] |  | X |  |  | X |  |
| Y11 | VCC |  | X | X | X | X | X |
| Y12 | VCC |  | X | X | X | X | X |
| Y13 | VCC |  | X | X | X | X | X |
| Y14 | VCCA |  | X | X | X | X | X |
| Y15 | EX_ADDR[17] |  | X | X | X | X | X |
| Y16 | EX_DATA[15] |  | X | X | X | X | X |
| Y17 | EX_DATA[10] |  | X | X | X | X | X |
| Y18 | EX_DATA[4] |  | X | X | X | X | X |
| Y19 | EX_DATA[1] |  | X | X | X | X | X |
| Y20 | EX_ADDR[9] |  | X | X | X | X | X |
| Y21 | EX_ADDR[6] |  | X | X | X | X | X |
| Y22 | EX_ADDR[4] |  | X | X | X | X | X |
| Y23 | EX_ADDR[5] |  | X | X | X | X | X |
| Y24 | EX_ADDR[2] |  | X | X | X | X | X |
| Notes: 1. | nterfaces not being utilized at a system level can require either an external pull-up or pull-down resistors. For detailed information and requirements, refer to Section 4.1, "Functional Signal Definitions" on page 36. |  |  |  |  |  |  |
| 2. <br> 3. | Configuration 1 and 2 are set by the Expansion bus configuration when Reset is deasserted. For more information, refer to the UTOPIA/Ethernet Configuration Options table in the Expansion Bus subsection of the Intel ${ }^{\circledR}$ IXP43X Product Line of Network Processors Developer's Manual |  |  |  |  |  |  |

Table 26. Processors' Ball Map Assignments (Sheet 18 of 21)


Table 26. Processors' Ball Map Assignments (Sheet 19 of 21)

| Ball | Signal Name |  | Processor Number |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Configuration 1 | Configuration 2 | Intel ${ }^{\circledR}$ I XP435 Network Processor | Intel ${ }^{\circledR}$ I XP433 Network Processor | I ntel ${ }^{\circledR}$ I XP432 Network Processor | Intel ${ }^{\circledR}$ I XP431 Network Processor | I nte\| ${ }^{\circledR}$ I XP430 <br> Network <br> Processor |
| AB1 | VCC33 |  | X | X | X | X | X |
| AB2 | UTP_OP_DATA[6] |  | X |  |  | X |  |
| AB3 | UTP_OP_DATA[3] | $\underset{\substack{\text { ETHA_TXDATA[3 } \\ \hline \\ \hline \\ \hline \\ \hline \\ \hline}}{ }$ | X | Config. 2 only | Config. 2 only | Config. 1 only | Config. 2 only |
| AB4 | UTP_IP_DATA[7] |  | X |  |  | X |  |
| AB5 | UTP_IP_DATA[2] | $\begin{gathered} \text { ETHA_RXDATA[2 } \\ \text { ] } \end{gathered}$ | X | Config. 2 only | Config. 2 only | Config. 1 only | Config. 2 only |
| AB6 | UTP_OP_FCI |  | X |  |  | X |  |
| AB7 | UTP_OP_ADDR[1] |  | X |  |  | X |  |
| AB8 | UTP_IP_FCO |  | X |  |  | X |  |
| AB9 | UTP_IP_ADDR[1] |  | X |  |  | X |  |
| AB10 | BYPASS_CLK |  | X | X | X | X | X |
| AB11 | HIGHZ_N |  | X | X | X | X | X |
| AB12 | JTAG_TDO |  | X | X | X | X | X |
| AB13 | JTG_TCK |  | X | X | X | X | X |
| AB14 | VCC33 |  | X | X | X | X | X |
| AB15 | EX_ADDR[20] |  | X | X | X | X | X |
| AB16 | EX_CS_N[1] |  | X | X | X | X | X |
| AB17 | EX_ADDR[22] |  | X | X | X | X | X |
| AB18 | EX_ADDR[19] |  | X | X | X | X | X |
| AB19 | EX_ADDR[18] |  | X | X | X | X | X |
| AB20 | VSS |  | X | X | X | X | X |
| AB21 | EX_DATA[9] |  | X | X | X | X | X |
| AB22 | VSS |  | X | X | X | X | X |
| AB23 | EX_DATA[6] |  | X | X | X | X | X |
| AB24 | EX_DATA[3] |  | X | X | X | X | X |
| Notes: <br> 1. | nterfaces not being utilized at a system level can require either an external pull-up or pull-down resistors. For detailed information and requirements, refer to Section 4.1, "Functional Signal Definitions" on page 36 . |  |  |  |  |  |  |
| 2. <br> 3. | Configuration 1 and 2 are set by the Expansion bus configuration when Reset is deasserted. For more information, refer to the UTOPIA/Ethernet Configuration Options table in the Expansion Bus subsection of the Intel ${ }^{\circledR}$ IXP43X Product Line of Network Processors Developer's Manual |  |  |  |  |  |  |

Table 26. Processors' Ball Map Assignments (Sheet 20 of 21)

| Ball | Signal Name |  | Processor Number |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Configuration 1 | Configuration 2 | I ntel ${ }^{\circledR}$ I XP435 Network Processor | $\begin{gathered} \text { Intel }{ }^{\circledR} \text { I XP433 } \\ \text { Network } \\ \text { Processor } \end{gathered}$ | $\begin{gathered} \text { Intel }{ }^{\circledR} \text { IXP432 } \\ \text { Network } \\ \text { Processor } \end{gathered}$ | $\begin{gathered} \text { I ntel }{ }^{\circledR} I \text { XP431 } \\ \text { Network } \\ \text { Processor } \end{gathered}$ | Intel ${ }^{\circledR}$ I XP430 Network Processor |
| AC1 | VCC33 |  | X | X | X | X | X |
| AC2 | VCC33 |  | X | X | X | X | X |
| AC3 | UTP_OP_DATA[2] | $\begin{gathered} \text { ETHA_TXDATA[2 } \\ ] \end{gathered}$ | X | Config. 2 only | Config. 2 only | Config. 1 only | Config. 2 only |
| AC4 | UTP_IP_DATA[4] | ETHA_RXDV | X | Config. 2 only | Config. 2 only | Config. 1 only | Config. 2 only |
| AC5 | UTP_IP_DATA[0] | $\begin{array}{\|c\|} \hline \text { ETHA_RXDATA[0 } \\ ] \end{array}$ | X | Config. 2 only | Config. 2 only | Config. 1 only | Config. 2 only |
| AC6 | UTP_OP_ADDR[3] |  | X |  |  | X |  |
| AC7 | VCC33 |  | X | X | X | X | X |
| AC8 | UTP_IP_CLK | ETHA_RXCLK | X | Config. 2 only | Config. 2 only | Config. 1 only | Config. 2 only |
| AC9 | RESET_IN_N |  | X | X | X | X | X |
| AC10 | VSS |  | X | X | X | X | X |
| AC11 | JTAG_TDI |  | X | X | X | X | X |
| AC12 | JTAG_TRST_N |  | X | X | X | X | X |
| AC13 | VSS |  | X | X | X | X | X |
| AC14 | EX_RD_N |  | X | X | X | X | X |
| AC15 | EX_WR_N |  | X | X | X | X | X |
| AC16 | EX_ALE |  | X | X | X | X | X |
| AC17 | EX_CS_N[3] |  | X | X | X | X | X |
| AC18 | EX_CS_N[0] |  | X | X | X | X | X |
| AC19 | EX_ADDR[21] |  | X | X | X | X | X |
| AC20 | EX_ADDR[14] |  | X | X | X | X | X |
| AC21 | EX_ADDR[12] |  | X | X | X | X | X |
| AC22 | EX_CLK |  | X | X | X | X | X |
| AC23 | EX_DATA[8] |  | X | X | X | X | X |
| AC24 | EX_DATA[7] |  | X | X | X | X | X |
| Notes: 1. | nterfaces not being utilized at a system level can require either an external pull-up or pull-down resistors. For detailed information and requirements, refer to Section 4.1, "Functional Signal Definitions" on page 36 . |  |  |  |  |  |  |
| 2. <br> 3. | Configuration 1 and 2 are set by the Expansion bus configuration when Reset is deasserted. For more information, refer to he UTOPIA/Ethernet Configuration Options table in the Expansion Bus subsection of the Intel ${ }^{\circledR}$ IXP43X Product Line of Network Processors Developer's Manual |  |  |  |  |  |  |

Table 26. Processors' Ball Map Assignments (Sheet 21 of 21)

| Ball | Signal Name |  | Processor Number |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Configuration 1 | Configuration 2 | Intel ${ }^{\circledR}$ I XP435 Network Processor | Intel ${ }^{\circledR}$ I XP433 Network Processor | I ntel ${ }^{\circledR}$ I XP432 Network Processor | Intel ${ }^{\circledR}$ I XP431 Network Processor | I nte\| ${ }^{\circledR}$ I XP430 <br> Network <br> Processor |
| AD1 | VSS |  | X | X | X | X | X |
| AD2 | VCC33 |  | X | X | X | X | X |
| AD3 | UTP_OP_DATA[1] | $\begin{array}{\|c} \text { ETHA_TXDATA[1 } \\ \text { ] } \end{array}$ | X | Config. 2 only | Config. 2 only | Config. 1 only | Config. 2 only |
| AD4 | UTP_IP_DATA[3] | $\underset{\substack{\text { ETHA_RXDATA[3 } \\ \hline \\ \hline \\ \hline \\ \hline \\ \hline \\ \hline}}{ }$ | X | Config. 2 only | Config. 2 only | Config. 1 only | Config. 2 only |
| AD5 | UTP_OP_SOC |  | X |  |  | X |  |
| AD6 | UTP_OP_ADDR[2] |  | X |  |  | X |  |
| AD7 | UTP_IP_FCI |  | X |  |  | X |  |
| AD8 | UTP_IP_ADDR[3] |  | X |  |  | X |  |
| AD9 | POWER_RESET_N |  | X | X | X | X | X |
| AD10 | PLL_LOCK |  | X | X | X | X | X |
| AD11 | JTAG_TMS |  | X | X | X | X | X |
| AD12 | VCC33 |  | X | X | X | X | X |
| AD13 | OSC_IN |  | X | X | X | X | X |
| AD14 | OSC_OUT |  | X | X | X | X | X |
| AD15 | VSS |  | X | X | X | X | X |
| AD16 | EX_IOWAIT_N |  | X | X | X | X | X |
| AD17 | VCC33 |  | X | X | X | X | X |
| AD18 | EX_CS_N[2] |  | X | X | X | X | X |
| AD19 | VSS |  | X | X | X | X | X |
| AD20 | EX_ADDR[15] |  | X | X | X | X | X |
| AD21 | VCC33 |  | X | X | X | X | X |
| AD22 | EX_DATA[14] |  | X | X | X | X | X |
| AD23 | EX_DATA[12] |  | X | X | X | X | X |
| AD24 | - VSS |  | X | X | X | X | X |
| Notes: 1. | nterfaces not being utilized at a system level can require either an external pull-up or pull-down resistors. For detailed information and requirements, refer to Section 4.1, "Functional Signal Definitions" on page 36 . |  |  |  |  |  |  |
| 2. <br> 3. | Configuration 1 and 2 are set by the Expansion bus configuration when Reset is deasserted. For more information, refer to the UTOPIA/Ethernet Configuration Options table in the Expansion Bus subsection of the Intel ${ }^{\circledR}$ IXP43X Product Line of Network Processors Developer's Manual |  |  |  |  |  |  |

### 4.4 Package Thermal Specifications

The thermal parameter defined in Table 27 is based on simulated results of packages assembled on standard multi-layer, $2 \mathrm{~s} 2 \mathrm{p}, 1.0-\mathrm{oz}$ copper layer boards in a natural convection environment. The maximum case temperature is based on the maximum junction temperature and defined by the relationship:
$\mathrm{T}_{\text {case }} \max =\mathrm{T}_{\text {jmax }}-\left(\Psi_{\mathrm{JT}} \times\right.$ Power $)$
Where $\Psi_{J T}$ is the junction-to-package top thermal characterization parameter. If the case temperature exceeds the specified $T_{\text {case }}$ max, thermal enhancements such as heat sinks or forced air is required. In the tables below, $\Theta_{J A}$ is the package junction-to-air thermal resistance.

Table 27. Package Thermal Characteristics

| Package Type | Estimated Power (TPD) | $\Theta_{\text {JA }}$ | $\Psi_{\text {JT }}$ | $\mathrm{T}_{\text {case }}$ Max. $\dagger$ |
| :---: | :---: | :---: | :---: | :---: |
| $31 \times 31 \mathrm{~mm}$ PBGA | 2.7 W | $17.3{ }^{\circ} \mathrm{C} / \mathrm{W}$ | $1.6{ }^{\circ} \mathrm{C} / \mathrm{W}$ | $\begin{gathered} 106^{\circ} \mathrm{C} \text { (Comm } \\ \text { Temp) } \\ 110^{\circ} \mathrm{C} \text { (Ext. } \\ \text { Temp) } \end{gathered}$ |
| $\dagger$ This should not exceed the maximum allowable case temperature |  |  |  |  |

### 5.0 Electrical Specifications

### 5.1 Absolute Maximum Ratings and Operating Conditions

Table 28. Absolute Maximum Ratings

| Parameter | Maximum Rating |
| :--- | :---: |
| Ambient Air Temperature (Extended) | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |
| Ambient Air Temperature (Commercial) | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| Storage Temperature | $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |

Table 29. Operating Conditions (Sheet 1 of 2)

| Symbol | Parameter | Min. | Typ. | Max. | Units | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {CC33 }}$ | Voltage supplied to the I/O, with the exception of the DDRII/I SDRAM Interface. | 3.135 | 3.3 | 3.465 | V |  |
| $\mathrm{V}_{\mathrm{CC}}$ | Voltage supplied to the internal logic. (400, 533, and 667 MHz ) | 1.235 | 1.3 | 1.365 | V |  |
| $\mathrm{V}_{\text {CCDDR }}$ | Voltage supplied to the DDRI SDRAM Interface. <br> Voltage supplied to the DDRII SDRAM Interface. | $\begin{gathered} 2.375 \\ 1.71 \end{gathered}$ | $\begin{aligned} & 2.5 \\ & 1.8 \end{aligned}$ | $\begin{gathered} 2.625 \\ 1.89 \end{gathered}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |  |
| VCCP_OSC | Voltage supplied to the oscillator I/O. | 3.135 | 3.3 | 3.465 | V |  |
| USB_V5ref | 5V Vref input voltage | 4.75 | 5 | 5.25 | V | 1 |
| $\mathrm{V}_{\text {CCPUSB }}$ | Voltage supplied to the USB I/O. | 3.135 | 3.3 | 3.465 | V |  |
| $\mathrm{V}_{\text {CCAUBG }}$ | Voltage supplied to the USB Band Gap. | 3.135 | 3.3 | 3.465 | V |  |
| $\mathrm{V}_{\text {AUPLL }}$ | Voltage supplied to the USB phase-lock loop. | 1.235 | 1.3 | 1.365 | V |  |

Table 29. Operating Conditions (Sheet 2 of 2)

| Symbol | Parameter | Min. | Typ. | Max. | Units | Notes |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {CCUSBCORE }}$ | Voltage supplied to the USB I/O core | 1.235 | 1.3 | 1.365 | V |  |
| $\mathrm{~V}_{\text {CCA }}$ | Voltage supplied to the analog phase-lock <br> loop. | 1.235 | 1.3 | 1.365 | V |  |

Note:

1. When the USB V5ref pin is tied to 3.3 V instead of 5 v , the pin cannot withstand short circuit stress to Vbus(5V) and the parts are damaged if there is a short circuit in Vbus.

Warning: Operating beyond the absolute maximum ratings or operating conditions is not recommended and functional operation is not guaranteed. Exposure beyond these can affect device reliability and may cause permanent damage.

## 5.2

$\mathbf{V}_{\text {CCA }}, \mathbf{V}_{\text {CCP_ osc }}, \mathbf{V}_{\text {CCAUPLL }}$ and $\mathbf{V}_{\text {CCAUbG }}$ Pin Requirements
To reduce voltage-supply noise on the analog sections of the IXP43X network processors, the phase-lock loop circuits ( $\mathrm{V}_{\text {CCA }}$ ) and oscillator circuit ( $\mathrm{V}_{\text {CCP }}$ osc $)$ require isolated voltage supplies. The filter circuits for each supply are shown in the following sections.

### 5.2.1 $\quad V_{\text {cCA }}$ Requirements

1. A parallel combination of a $10-\mathrm{nF}$ capacitor for bypass, and a $200-\mathrm{nF}$ capacitor for first-order filter with a cut-off frequency below 30 MHz should be connected to each of the three $\mathrm{V}_{\text {CCA }}$ pins of the IXP43X network processors.
2. The ground of both the capacitors should be connected to the nearest $\mathrm{V}_{\mathrm{SS}}$ supply pin. Both the capacitors should be located less than 0.5 inch away from the $\mathrm{V}_{\text {CCA }}$ pin and the associated $\mathrm{V}_{\mathrm{SS}}$ pin. To achieve the $200-\mathrm{nF}$ capacitance, a parallel combination of two 100-nF capacitors can be used as long as the capacitors are placed directly besides each other.

Figure 9. $\quad V_{\text {CCA }}$ Power Filtering Diagram


### 5.2.2 $\quad V_{\text {CCP_osc }}$ Requirements

1. A single, $170-\mathrm{nF}$ capacitor is connected between the $\mathrm{V}_{\mathrm{CCP}}$ osc pin and $\mathrm{V}_{\mathrm{SS}}$ pin of the IXP43X network processors. This capacitor value provides both bypass and filtering. If the 170 nF is an inconvenient size, capacitor values between 150 nF to 200 nF can be used with little adverse effects, assuming that the effective series resistance of the 200-nF capacitor is under $50 \mathrm{~m} \Omega$
2. To achieve a $200-\mathrm{nF}$ capacitance, a parallel combination of two $100-\mathrm{nF}$ capacitors can be used as long as the capacitors are placed directly besides each other.

Figure 10. $\quad V_{\text {cCP_osc }}$ Power Filtering Diagram


### 5.2.3 $\quad V_{\text {CCAUPLL }}$ Requirements

1. A parallel combination of a $10-\mathrm{nF}$ capacitor for bypass, and a $200-\mathrm{nF}$ capacitor for first-order filter with a cut-off frequency below 30 MHz should be connected to the $V_{\text {CCAUPLL }}$ pin of the IXP43X network processors.
2. The ground of both the capacitors should be connected to the nearest $\mathrm{V}_{\mathrm{SS}}$ supply pin. Both the capacitors should be located less than 0.5 inch away from the $V_{\text {CCAUPLL }}$ pin and the associated $\mathrm{V}_{\text {Ss }}$ pin. To achieve the $200-\mathrm{nF}$ capacitance, a parallel combination of two $100-\mathrm{nF}$ capacitors can be used as long as the capacitors are placed directly besides each other.

Figure 11. $\quad V_{\text {ccaupll }}$ Power Filtering Diagram


### 5.2.4 $\quad V_{\text {CCAUBG }}$ Requirements

1. A parallel combination of a $10-\mathrm{nF}$ capacitor for bypass, and a $200-\mathrm{nF}$ capacitor for first-order filter with a cut-off frequency below 30 MHz should be connected to the $V_{\text {CCAUBG }}$ pin of the IXP43X network processors.
2. The ground of both the capacitors should be connected to the $\mathrm{V}_{\text {SSAUBG }}$ pin of the IXP43X network processors, which can be connected to the main $\mathrm{V}_{\text {ss }}$ plane on the board. Both the capacitors should be located less than 0.5 inch away from the
$\mathrm{V}_{\text {CCAUBG }}$ pin and the associated $\mathrm{V}_{\text {SSAUBG }}$ pin. To achieve the $200-\mathrm{nF}$ capacitance, a parallel combination of two $100-\mathrm{nF}$ capacitors can be used as long as the capacitors are placed directly besides each other.

Figure 12. $V_{\text {CCAUBG }}$ Power Filtering Diagram


### 5.3 DDRII/ DDRI RCOMP and Slew Resistances Pin Requirements

Figure 13 shows the requirements for DDRII/DDRI RCOMP pin.
Figure 13. DDRII/ DDRI RCOMP Pin External Resistor Requirements


For example, when DDRI SDRAM is used, DDRIMPCRES is connected with $387 \Omega$ and DDRSLWCRES is connected with $845 \Omega$ resistor to DDRCRES0.

### 5.4 DDRII OCD Pin Requirements

Figure 14 shows the requirement for DDRRES1 and DDRRES2 pins.
Figure 14. DDRII OCD Pin Requirements


Note: $\quad$ Since the OCD calibration function is not enabled, DDRRES2 must be pulled to ground with a 1-K $\Omega$ resistor.

### 5.5 USB RCOMP and I COMP Pin Requirements

Figure 15 shows the requirement for USB RCOMP and ICOMP Pins.
Figure 15. USB RCOMP and ICOMP Pin External Resistor Requirement


### 5.6 DC Specifications

This section contains information regarding the interface DC specifications. Table 30 summarizes the DC specifications sections.

Table 30. DC Specifications Summary

|  |
| :--- |
| Table 31, "PCI DC Parameters" on page 89 |
| Table 32, "USB DC Parameters" on page 90 |
| Table 33, "UTOPIA Level 2 DC Parameters" on page 91 |
| Table 34, "MII DC Parameters" on page 91 |
| Table 35, "MDI DC Parameters" on page 91 |
| Table 36, "DDRI SDRAM Bus DC Parameters" on page 92 |
| Table 37, "DDRII DC Parameters" on page 92 |
| Table 38, "Expansion Bus DC Parameters" on page 93 |
| Table 39, "High-Speed Serial Interface DC Parameters" on page 93 |
| Table 40, "UART DC Parameters" on page 94 |
| Table 41, "Serial Peripheral Interface DC Parameters" on page 94 |
| Table 42, "GPIO DC Parameters" on page 94 |
| Table 43, "JTAG DC Parameters" on page 95 |
| Table 44, "PWRON_RESET _N and RESET_IN_N Parameters" on page 95 |
| Table 45, "Remaining I/O DC Parameters (JTAG, PLL_LOCK)" on page 95 |

### 5.6.1 PCI DC Parameters

Table 31. PCI DC Parameters

| Symbol | Parameter | Conditions | Min. | Typ. | Max. | Units | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IH }}$ | Input-high voltage |  | $0.5 \mathrm{~V}_{\text {CC33 }}$ |  |  | V | 3 |
| $\mathrm{V}_{\text {IL }}$ | Input-low voltage |  |  |  | $0.3 \mathrm{~V}_{\mathrm{CC} 33}$ | V | 3 |
| $\mathrm{V}_{\mathrm{OH}}$ | Output-high voltage | $\mathrm{I}_{\text {OUT }}=-500 \mu \mathrm{~A}$ | $0.9 \mathrm{~V}_{\text {CC33 }}$ |  |  | V | 3 |
| $\mathrm{V}_{\text {OL }}$ | Output-low voltage | $\mathrm{I}_{\text {OUT }}=1500 \mu \mathrm{~A}$ |  |  | $0.1 \mathrm{~V}_{\text {CC33 }}$ | V | 3 |
| $I_{\text {IL }}$ | Input-leakage current | $0<\mathrm{V}_{\text {IN }}<\mathrm{V}_{\text {CC33 }}$ | -10 |  | 10 | $\mu \mathrm{A}$ | 1, 3 |
| $\mathrm{ClN}_{1 \mathrm{~N}}$ | Input-pin capacitance |  |  | 5 |  | pF | 2, 3 |
| Cout | I/O or output pin capacitance |  |  | 5 |  | pF | 2,3 |
| C IdSEL | IDSEL-pin capacitance |  |  | 5 |  | pF | 2,3 |
| $L_{\text {PIN }}$ | Pin inductance |  |  | 20 |  | nH | 2,3 |
| Note: |  |  |  |  |  |  |  |
| $\begin{array}{ll} 1 . & \text { II } \\ 2 . & \text { T } \\ 3 . & \text { F } \end{array}$ | Input leakage currents include hi-Z output leakage for all bi-directional buffers with tri-state output. These values are typical values seen during manufacturing process and are not tested. For additional information, see the PCI Local Bus Specification, Revision 2.2. |  |  |  |  |  |  |

### 5.6.2 USB DC Parameters

Table 32. USB DC Parameters

| Symbol | Parameter | Conditions | Min. | Typ. | Max. | Units | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Voltage |  |  |  |  |  |  |  |
| USB_V5ref | 5V Vref input voltage |  | 4.75 | 5 | 5.25 | V | 1 |
| $\mathrm{V}_{\text {CCPUSB }}$ | Voltage supplied to the USB I/O. |  | 3.135 | 3.3 | 3.465 | V |  |
| $\mathrm{V}_{\text {CCUSBCORE }}$ | Voltage supplied to the USB I/O core. |  | 1.235 | 1.3 | 1.365 | V |  |
| $\mathrm{V}_{\text {CCAUBG }}$ | Voltage supplied to the USB band gap. |  | 3.135 | 3.3 | 3.465 | V |  |
| $\mathrm{V}_{\text {AUPLL }}$ | Voltage supplied to the USB phase-lock loop. |  | 1.235 | 1.3 | 1.365 | V |  |
| $V_{\text {IL }}$ | Input-low voltage |  |  |  | 0.8 | V |  |
| $\mathrm{V}_{\text {DI }}$ | Differential input sensitivity |  | 0.2 |  |  | V |  |
| $\mathrm{V}_{\mathrm{CM}}$ | Differential common mode range | Includes $\mathrm{V}_{\text {DI }}$ | 0.8 |  | 2.5 | V |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output-low voltage | $\begin{aligned} & \text { IOUT }= \\ & 6.1 * V_{\mathrm{OH}} \mathrm{~mA} \end{aligned}$ |  |  | 0.3 | V |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output-high voltage | $\begin{aligned} & \mathrm{I}_{\text {OUT }}= \\ & -6.1 * \mathrm{~V}_{\mathrm{OH}} \mathrm{~mA} \end{aligned}$ | 2.8 |  | 3.6 | V |  |
| High Speed Receiver |  |  |  |  |  |  |  |
| $\mathrm{V}_{\text {HSSQ }}$ | High-speed squelch detection threshold (differential signal amplitude) |  | 100 |  | 150 | mV |  |
| $\mathrm{V}_{\text {HSDSC }}$ | High-speed disconnect detection threshold (differential signal amplitude) |  | 525 |  | 625 | mV |  |
| $\mathrm{V}_{\mathrm{HSCM}}$ | High-speed data signaling common mode voltage range |  | -50 |  | 500 | mV |  |
| $\mathrm{V}_{\mathrm{HSOL}}$ | High-speed idle level |  | -10 |  | 10 | mV |  |
| High Speed Transmitter |  |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{HSOH}}$ | High-speed data signalling high |  | 360 |  | 440 | mV |  |
| $\mathrm{V}_{\mathrm{HSOL}}$ | High-speed data signalling low |  | -10 |  | 10 | mV |  |

## Note:

1. 

When the USB_V5ref pin is tied to 3.3 V instead of 5 v , the pin cannot withstand short circuit stress to Vbus(5V) and the parts are damaged if there is a short circuit in Vbus.
5.6.3 UTOPIA Level 2 DC Parameters

Table 33. UTOPI A Level 2 DC Parameters

| Symbol | Parameter | Conditions | Min. | Typ. | Max. | Units | Notes |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IH }}$ | Input-high voltage |  | 2.0 |  |  | V |  |
| $\mathrm{~V}_{\mathrm{IL}}$ | Input-low voltage |  |  |  | 0.8 | V |  |
| $\mathrm{~V}_{\mathrm{OH}}$ | Output-high voltage | $\mathrm{I}_{\mathrm{OUT}}=-8 \mathrm{~mA}$ | 2.4 |  |  | V |  |
| $\mathrm{~V}_{\mathrm{OL}}$ | Output-low voltage | $\mathrm{I}_{\mathrm{OUT}}=8 \mathrm{~mA}$ |  |  | 0.5 | V |  |
| $\mathrm{I}_{\mathrm{OH}}$ | Output current at high <br> voltage | $\mathrm{V}_{\mathrm{OH}}>2.4 \mathrm{~V}$ | -8 |  |  | mA |  |
| $\mathrm{I}_{\mathrm{OL}}$ | Output current at low <br> voltage | $\mathrm{V}_{\mathrm{OL}}<0.5 \mathrm{~V}$ | 8 |  |  | mA |  |
| $\mathrm{I}_{\mathrm{IL}}$ | Input-leakage current | $0<\mathrm{V}_{\text {IN }}<\mathrm{V}_{\mathrm{CC} 33}$ | -10 |  | 10 | $\mu \mathrm{~A}$ | 1 |
| $\mathrm{C}_{\text {IN }}$ | Input-pin capacitance |  |  | 5 |  | pF | 2 |
| $\mathrm{C}_{\mathrm{OUT}}$ | I/O or output pin <br> capacitance |  | 5 |  | pF | 2 |  |

## Note:

1. Input leakage currents include hi-Z output leakage for all bi-directional buffers with tri-state output.
2. These values are typical values seen during manufacturing process and are not tested.

### 5.6.4 MII DC Parameters

Table 34. MII DC Parameters

| Symbol | Parameter | Conditions | Min. | Typ. | Max. | Units | Notes |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IH}}$ | Input-high voltage |  | 2.0 |  |  | V |  |
| $\mathrm{~V}_{\text {IL }}$ | Input-low voltage |  |  |  | 0.8 | V |  |
| $\mathrm{~V}_{\mathrm{OH}}$ | Output-high voltage | $\mathrm{I}_{\text {OUT }}=-6 \mathrm{~mA}$ | 2.4 |  |  | V |  |
| $\mathrm{~V}_{\mathrm{OL}}$ | Output-low voltage | $\mathrm{I}_{\mathrm{OUT}}=6 \mathrm{~mA}$ |  |  | 0.4 | V |  |
| $\mathrm{I}_{\mathrm{IL}}$ | Input-leakage current | $0<\mathrm{V}_{\text {IN }}<\mathrm{V}_{\mathrm{CC} 33}$ | -10 |  | 10 | $\mu \mathrm{~A}$ |  |
| $\mathrm{C}_{\mathrm{IN}}$ | Input-pin capacitance |  |  | 5 |  | pF | 1 |

Note:

1. These values are typical values seen during manufacturing process and are not tested.

### 5.6.5 Management Data Interface (MDI) DC Parameters (MDC, MDIO)

Table 35. MDI DC Parameters

| Symbol | Parameter | Conditions | Min. | Typ. | Max. | Units | Notes |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IH }}$ | Input-high voltage |  | 2.0 |  |  | V |  |
| $\mathrm{~V}_{\text {IL }}$ | Input-low voltage |  |  |  | 0.8 | V |  |
| $\mathrm{~V}_{\mathrm{OH}}$ | Output-high voltage | $\mathrm{I}_{\text {OUT }}=-6 \mathrm{~mA}$ | 2.4 |  |  | V |  |
| $\mathrm{~V}_{\mathrm{OL}}$ | Output-low voltage | $\mathrm{I}_{\mathrm{OUT}}=6 \mathrm{~mA}$ |  |  | 0.4 | V |  |
| $\mathrm{I}_{\text {IL }}$ | Input-leakage current | $0<\mathrm{V}_{\text {IN }}<\mathrm{V}_{\mathrm{CC} 33}$ | -10 |  | 10 | $\mu \mathrm{~A}$ |  |
| $\mathrm{C}_{\text {IN }}$ | Input-pin capacitance |  |  | 5 |  | pF | 1 |
| Note: <br> 1. |  |  |  |  |  |  |  |

5.0 Electrical Specifications
5.6.6 DDR SDRAM Bus DC Parameters

Table 36. DDRI SDRAM Bus DC Parameters

| Symbol | Parameter | Conditions | Min. | Typ. | Max. | Units | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| V ${ }_{\text {DDR_VREF }}$ | I/O Reference voltage |  | $0.49 * \mathrm{~V}_{\text {CCDDR }}$ |  | $0.51 * \mathrm{~V}_{\text {CCDDR }}$ | V |  |
| $V_{\text {IH }}$ | Input-high voltage |  | $\begin{gathered} \mathrm{V}_{\text {DDR_VREF }} \\ +0.18 \end{gathered}$ |  | $\mathrm{V}_{\text {CCDDR }}+0.3$ | V | 2 |
| $V_{\text {IL }}$ | Input-low voltage |  | -0.3 |  | $\begin{gathered} \text { V }_{\text {DDR_VREF }} \\ -0.22 \end{gathered}$ | V | 2 |
| $\mathrm{V}_{\mathrm{OH}}$ | Output-high voltage | $\mathrm{I}_{\text {OUT }}=-12.5 \mathrm{~mA}$ | 1.95 |  |  | V | 2 |
| $\mathrm{V}_{\mathrm{OL}}$ | Output-low voltage | $\mathrm{I}_{\text {OUT }}=12.5 \mathrm{~mA}$ |  |  | 0.35 | V | 2 |
| $I_{\text {IL }}$ | Input-leakage current | $0<\mathrm{V}_{\text {IN }}<\mathrm{V}_{\text {CCDDR }}$ | -10 |  | 10 | $\mu \mathrm{A}$ |  |
| $\mathrm{ClO}_{10}$ | $\begin{aligned} & \text { I/O-pin } \\ & \text { capacitance } \end{aligned}$ |  |  | 5 |  | pF | 1 |
| $\begin{array}{ll} \text { Note: } & \\ 1 . & \text { The } \\ 2 . & \text { Onl } \end{array}$ | These values are typical values seen during manufacturing process and are not tested. Only 2.5V DDRI SDRAM is supported while complying to these DC parameters |  |  |  |  |  |  |

Table 37. DDRII DC Parameters

| Symbol | Parameter | Conditions | Min. | Typ. | Max. | Units | Notes |
| :---: | :--- | :--- | :--- | :--- | :--- | :---: | :---: |
| $\mathrm{V}_{\text {DDR_VREF }}$ | $\begin{array}{l}\text { I/O Reference } \\ \text { voltage }\end{array}$ |  | $0.49 * \mathrm{~V}_{\text {CCDDR }}$ |  |  |  |  |$)$

### 5.6.7 Expansion Bus DC Parameters

Table 38. Expansion Bus DC Parameters

| Symbol | Parameter | Conditions | Min. | Typ. | Max. | Units | Notes |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IH }}$ | Input-high voltage |  | 2.0 |  |  | V |  |
| $\mathrm{~V}_{\text {IL }}$ | Input-low voltage |  |  |  | 0.8 | V |  |
| $\mathrm{~V}_{\text {OHDRV0 }}$ | Output-high voltage | $\mathrm{I}_{\text {OUT }}=-8 \mathrm{~mA}$ | 2.4 |  |  | V | 1,2 |
| $\mathrm{~V}_{\text {OLDRV0 }}$ | Output-low voltage | $\mathrm{I}_{\text {OUT }}=8 \mathrm{~mA}$ |  |  | 0.4 | V | 1,2 |
| $\mathrm{~V}_{\text {OHDRV1 }}$ | Output-high voltage | $\mathrm{I}_{\text {OUT }}=-14 \mathrm{~mA}$ | 2.4 |  |  | V | 1,3 |
| $\mathrm{~V}_{\text {OLDRV1 }}$ | Output-low voltage | $\mathrm{I}_{\text {OUT }}=14 \mathrm{~mA}$ |  |  | 0.4 | V | 1,3 |
| $\mathrm{~V}_{\text {OHDRV2 }}$ | Output-high voltage | $\mathrm{I}_{\text {OUT }}=-20 \mathrm{~mA}$ | 2.4 |  |  | V | 1,4 |
| $\mathrm{~V}_{\text {OLDRV2 }}$ | Output-low voltage | $\mathrm{I}_{\text {OUT }}=20 \mathrm{~mA}$ |  |  | 0.4 | V | 1,4 |
| $\mathrm{I}_{\text {IL }}$ | Input-leakage current | $0<\mathrm{V}_{\text {IN }}<\mathrm{V}_{\mathrm{CC} 33}$ | -10 |  | 10 | $\mu \mathrm{~A}$ |  |
| $\mathrm{C}_{\text {IN }}$ | Input-pin capacitance |  |  | 5 |  | pF | 2 |

## Note:

1. These values are typical values seen during manufacturing process and are not tested.
2. The values represented with this voltage parameter is used in a system in which the expansion bus interfaces a single load of 6 pF placed less than 2 inches away from the IXP43X network processors. This drive strength setting should be used to avoid ringing when minimal loading is attached. Use IBIS models and simulation tools to guarantee the design.
3. The values represented with this voltage parameter is used in a system in which the expansion bus interfaces four loads of 6 pF each. All components are placed no further than 4 inches away from the IXP43X network processors. This drive strength setting should be used to avoid ringing when medium loading is attached. Use IBIS models and simulation tools to guarantee the design.
4. The values represented with this voltage parameter is used in a system in which the expansion bus interfaces eight loads of 6 pF and all components are placed less than 6 inches from the IXP43X network processors. Another use case of this drive strength is four loads of 6 pF operating at 80 MHz . This drive strength setting should be used to avoid ringing when maximum loading or frequency is utilized. Use IBIS models and simulation tools to guarantee the design.

### 5.6.8 High-Speed Serial I nterface DC Parameters

Table 39. High-Speed Serial Interface DC Parameters

| Symbol | Parameter | Conditions | Min. | Typ. | Max. | Units | Notes |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IH }}$ | Input-high voltage |  | 2.0 |  |  | V |  |
| $\mathrm{~V}_{\mathrm{IL}}$ | Input-low voltage |  |  |  | 0.8 | V |  |
| $\mathrm{~V}_{\mathrm{OH}}$ | Output-high voltage | $\mathrm{I}_{\text {OUT }}=\mathrm{N} / \mathrm{A}$ | 2.4 |  |  | V | 2 |
| $\mathrm{~V}_{\mathrm{OL}}$ | Output-low voltage | $\mathrm{I}_{\text {OUT }}=6 \mathrm{~mA}$ |  |  | 0.4 | V |  |
| $\mathrm{I}_{\mathrm{IL}}$ | Input-leakage current | $0<\mathrm{V}_{\text {IN }}<\mathrm{V}_{\mathrm{CC} 33}$ | -10 |  | 10 | $\mu \mathrm{~A}$ |  |
| $\mathrm{C}_{\text {IN }}$ | Input-pin capacitance |  |  | 5 |  | pF | 1 |

[^4]
### 5.6.9 UART DC Parameters

Table 40. UART DC Parameters

| Symbol | Parameter | Conditions | Min. | Typ. | Max. | Units | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IH }}$ | Input-high voltage |  | 2.0 |  |  | V |  |
| $V_{\text {IL }}$ | Input-low voltage |  |  |  | 0.8 | V |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output-high voltage | $\mathrm{I}_{\text {OUT }}=-4 \mathrm{~mA}$ | 2.4 |  |  | V |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output-low voltage | $\mathrm{I}_{\text {OUT }}=4 \mathrm{~mA}$ |  |  | 0.4 | V |  |
| $I_{\text {IL }}$ | Input-leakage current | $0<\mathrm{V}_{\text {IN }}<\mathrm{V}_{\text {CC33 }}$ | -10 |  | 10 | $\mu \mathrm{A}$ |  |
| $\mathrm{ClN}_{1 \mathrm{~N}}$ | Input-pin capacitance |  |  | 5 |  | pF | 1 |
| Note:  <br> 1. Th <br> 2. T | These values are typical values seen during the manufacturing process and are not tested. This interface is designed assuming a single load that is between 5 pF to 25 pF . |  |  |  |  |  |  |

### 5.6.10 Serial Peripheral Interface DC parameters

Table 41. Serial Peripheral Interface DC Parameters

| Symbol | Parameter | Conditions | Min. | Typ. | Max. | Units | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IH }}$ | Input-high voltage |  | 2.0 |  |  | V |  |
| $\mathrm{V}_{\text {IL }}$ | Input-low voltage |  |  |  | 0.8 | V |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output-high voltage | $\mathrm{I}_{\text {OUT }}=-6 \mathrm{~mA}$ | 2.4 |  |  | V |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output-low voltage | $\mathrm{I}_{\text {OUT }}=6 \mathrm{~mA}$ |  |  | 0.4 | V |  |
| $\mathrm{I}_{\text {IL }}$ | Input-leakage current | $0<\mathrm{V}_{\text {IN }}<\mathrm{V}_{\text {CC33 }}$ | -10 |  | 10 | $\mu \mathrm{A}$ |  |
| $\mathrm{ClN}_{\text {IN }}$ | Input-pin capacitance |  |  | 5 |  | pF | 1.0 |
| 1. These values are typical values seen during manufacturing process and are not tested. |  |  |  |  |  |  |  |

### 5.6.11 GPIO DC Parameters

## Table 42. GPIO DC Parameters

| Symbol | Parameter | Conditions | Min. | Typ. | Max. | Units | Note s |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IH }}$ | Input-high voltage |  | 2.0 |  |  | V |  |
| $\mathrm{V}_{\text {IL }}$ | Input-low voltage |  |  |  | 0.8 | V |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output-high voltage for GPIO 0 to GPIO 13 | $\mathrm{I}_{\text {OUT }}=-16 \mathrm{~mA}$ | 2.4 |  |  | V |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output-low voltage for GPIO 0 to GPIO 13 | $\mathrm{I}_{\text {OUT }}=16 \mathrm{~mA}$ |  |  | 0.4 | V |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output-high voltage for GPIO 14 and GPIO 15 | $\mathrm{I}_{\text {OUT }}=-4 \mathrm{~mA}$ | 2.4 |  |  | V |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output-low voltage for GPIO 14 and GPIO 15 | $\mathrm{I}_{\text {OUt }}=4 \mathrm{~mA}$ |  |  | 0.4 | V |  |
| $I_{\text {IL }}$ | Input-leakage current | $0<\mathrm{V}_{\text {IN }}<\mathrm{V}_{\mathrm{CC} 33}$ | -10 |  | 10 | $\mu \mathrm{A}$ |  |
| $\mathrm{ClN}_{1 \mathrm{~N}}$ | Input-pin capacitance |  |  | 5 |  | pF | 1 |
| Note: <br> 1. | These values are typical values seen during manufacturing process and are not tested. |  |  |  |  |  |  |

### 5.6.12 JTAG DC Parameters

Table 43. JTAG DC Parameters

| Symbol | Parameter | Conditions | Min. | Typ. | Max. | Units | Notes |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IH }}$ | Input-high voltage |  | 2.0 |  |  | V |  |
| $\mathrm{~V}_{\text {IL }}$ | Input-low voltage |  |  |  | 0.8 | V |  |
| $\mathrm{~V}_{\mathrm{OH}}$ | Output-high voltage | $\mathrm{I}_{\text {OUT }}=-4 \mathrm{~mA}$ | 2.4 |  |  | V |  |
| $\mathrm{~V}_{\mathrm{OL}}$ | Output-low voltage | $\mathrm{I}_{\text {OUT }}=4 \mathrm{~mA}$ |  |  | 0.4 | V |  |
| $\mathrm{I}_{\text {IL }}$ | Input-leakage current | $0<\mathrm{V}_{\text {IN }}<\mathrm{V}_{\mathrm{CC} 33}$ | -10 |  | 10 | $\mu \mathrm{~A}$ |  |
| $\mathrm{C}_{\text {IN }}$ | Input-pin capacitance |  |  |  |  |  |  |
| Notes: <br> 1. |  |  |  |  |  |  |  |

### 5.6.13 Reset DC Parameters

Table 44. PWRON_RESET _ N and RESET_I N_N Parameters

| Symbol | Parameter | Conditions | Min. | Typ. | Max. | Units | Notes |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IH}}$ | Input-high voltage |  | 2.0 |  |  | V |  |
| $\mathrm{~V}_{\mathrm{IL}}$ | Input-low voltage |  |  |  | 0.8 | V |  |

### 5.6.14 Remaining I/ O DC Parameters

Table 45. Remaining I/ O DC Parameters (JTAG, PLL_ LOCK)

| Symbol | Parameter | Condition | Min. | Typ. | Max. | Units | Notes |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IH }}$ | Input-high voltage |  | 2.0 |  |  | V |  |
| $\mathrm{~V}_{\text {IL }}$ | Input-low voltage |  |  |  | 0.8 | V |  |
| $\mathrm{~V}_{\mathrm{OH}}$ | Output-high voltage | $\mathrm{I}_{\mathrm{OUT}}=-4 \mathrm{~mA}$ | 2.4 |  |  | V |  |
| $\mathrm{~V}_{\mathrm{OL}}$ | Output-low voltage | $\mathrm{I}_{\text {OUT }}=4 \mathrm{~mA}$ |  |  | 0.4 | V |  |
| $\mathrm{I}_{\mathrm{IL}}$ | Input-leakage current | $0<\mathrm{V}_{\text {IN }}<\mathrm{V}_{\mathrm{CC} 33}$ | -10 |  | 10 | $\mu \mathrm{~A}$ |  |
| $\mathrm{C}_{\text {IN }}$ | Input-pin capacitance |  |  | 5 |  | pF | 1.0 |

[^5]
### 5.7 AC Specifications

### 5.7.1 Clock Signal Timings

### 5.7.1.1 Processors' Clock Timings

Table 46. Devices' Clock Timings

| Symbol | Parameter | Min. | Nom. | Max. | Units | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IH }}$ | Input-high voltage | 2.0 |  |  | V |  |
| $\mathrm{V}_{\text {IL }}$ | Input-low voltage |  |  | 0.8 | V |  |
| T ${ }_{\text {FREQUENCY }}$ | Clock frequency for the oscillator in the IXP43X network processors | 33.33 | 33.33 | 33.33 | MHz | 1, 3 |
| $\triangle$ FREQUENCY | Clock frequency tolerance (for Oscillator) | -50 |  | 50 | ppm |  |
| $\triangle_{\text {FREQUENCY }}$ | Clock frequency tolerance (for Crystal) | -30 |  | 30 | ppm |  |
| Frequency stability over temperature | Frequency stability over temperature (for Crystal) | -50 |  | 50 | ppm |  |
| CLoad | Load Capacitance (for Crystal) |  | 18 | 36 | pF | 4 |
| - | Effective Series Resistanc (ESR) in the capacitor (for Crystal) |  | 20 | 40 | ohm | 5 |
| - | Drive Level (for Crystal) | 100 |  |  | $\mu \mathrm{W}$ |  |
| $\mathrm{C}_{\text {IN }}$ | Input - Pin capacitance of the IXP43X network processors |  | 5 |  | pF |  |
| $\mathrm{T}_{\mathrm{DC}}$ | Duty cycle | 35 | 50 | 65 | \% | 2 |

## Note:

1. This value is an oscillator input. Use this value as an oscillator input, tie to the crystal input pin and leave the crystal output pin disconnected.
This parameter applies when driving the clock input with an oscillator.
2. Where the IXP43X network processors are configured with an input reference-clock, the slew rate should never be faster than $2.5 \mathrm{~V} / \mathrm{nS}$ to ensure proper PLL operation. To guarantee PLL operation at the slower slew rate, the Vih and Vil levels must be met at 33.33 MHz frequency.
3. The Load capacitance value here does not include stray capacitance. The design has been simulated to work with load capacitance up to 36 pF . Please refer to capacitor specification for recommended load capacitance.
4. The ESR value here does not include the stray resistance. The design has been simulated to work up to 40 ohm series resistance.

Table 47. Processors' Clock Timings Spread Spectrum Parameters

| Spread-Spectrum <br> Conditions | Min | Max | Notes |
| :--- | :---: | :---: | :--- |
| Frequency deviation from <br> 33.33 MHz as a percentage | $-2.0 \%$ | $+0.0 \%$ | Characterized and guaranteed by design, but not tested. <br> Do not over-clock the PLL input. The A.C.timings is not <br> guaranteed if the device exceeds 33.33 MHz. |
| Modulation Frequency |  | 50 KHz | Characterized and guaranteed by design, but not tested |

Note:

1. When using spread spectrum clocking, other clocks in the system changes frequency over a specified range. This change in other clocks can present some system level limitations. Refer to the application note titled Spread Spectrum Clocking to Reduce EMI Application Note while designing a product that utilizes spread spectrum clocking.
2. When using spread spectrum clocking, an external clock to GPIO Pin 1 should be used as the source for the USB 2.0 Host clock. See the Intel ${ }^{\circledR}$ IXP43X Product Line of Network Processors Developer's Manual for detailed information.

Figure 16. Typical Connection to an Oscillator


Figure 17. Typical Connection to a Crystal


Note: In Figure 18, the 18 pF is the validated load capacitance value. The actual value will depend on the recommendation from the crystal vendor.

### 5.7.1.2 PCI Clock Timings

Table 48. PCI Clock Timings

| Symbol | Parameter | 33 MHz |  | Units | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |  |
| T PERIODPCICLK | Clock period for PCI Clock | 30 |  | ns |  |
| TCLKHIGH | PCI Clock high time | 11 |  | ns |  |
| T CLKLOW | PCI Clock low time | 11 |  | ns |  |
| TRISE/FALL | Rise and fall time requirements for PCl Clock |  | 2 | V/ns |  |

### 5.7.1.3 MII Clock Timings

Table 49. MII Clock Timings

| Symbol | Parameter | Min. | Nom. | Max. | Units | Notes |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{T}_{\text {period100Mbit }}$ | Clock period for Tx and Rx Ethernet <br> clocks | 40 | 40 |  | ns |  |
| $\mathrm{~T}_{\text {period10Mbit }}$ | Clock period for Tx and Rx Ethernet <br> clocks | 400 | 400 |  | ns |  |
| $\mathrm{~T}_{\text {duty }}$ | Duty cycle for Tx and Rx Ethernet <br> clocks | 35 | 50 | 65 | $\%$ |  |
| Frequency <br> Tolerance | Frequency tolerance requirements <br> for Tx and Rx Ethernet clocks |  | $+/-50$ | $+/-100$ | ppm |  |

### 5.7.1.4 UTOPI A Level 2 Clock Timings

Table 50. UTOPIA Level 2 Clock Timings

| Symbol | Parameter | Min. | Nom. | Max. | Units | Notes |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{T}_{\text {period }}$ | Clock period for Tx and Rx UTOPIA Level 2 <br> clocks |  |  | 30.303 | ns |  |
| $\mathrm{~T}_{\text {duty }}$ | Duty cycle for Tx and Rx UTOPIA Level 2 <br> clocks | 40 | 50 | 60 | $\%$ |  |
| $\mathrm{~T}_{\text {rise/fall }}$ | Rise and fall time requirements for Tx and <br> Rx UTOPIA Level 2 clocks |  |  | 2 | $\mathrm{~V} / \mathrm{ns}$ |  |

### 5.7.1.5 Expansion Bus Clock Timings

Table 51. Expansion Bus Clock Timings

| Symbol | Parameter | Min. | Nom. | Max. | Units | Notes |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{T}_{\text {period }}$ | Clock period for expansion-bus clock | 12.5 |  |  | ns |  |
| $\mathrm{~T}_{\text {duty }}$ | Duty cycle for expansion-bus clock | 40 | 50 | 60 | $\%$ |  |
| $\mathrm{~T}_{\text {rise/fall }}$ | Rise and fall time requirements for <br> expansion-bus clock |  |  | 2 | $\mathrm{~V} / \mathrm{ns}$ |  |

### 5.7.2 Bus Signal Timings

The AC timing waveforms are shown in the following sections:

### 5.7.2.1 PCI

Figure 18. PCI Output Timing


Figure 19. $\mathbf{P C I}$ Input Timing

5.0 Electrical Specifications

Table 52. PCI Bus Signal Timings

| Symbol |  | Parameter | 33 MHz |  | Units | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |  |
| $\mathrm{T}_{\text {clk } 2 \text { outb }}$ |  |  | Clock to output for all bused signals. This is the PCI_AD[31:0], PCI_CBE_N [3:0], PCI_PAR, PCI-FRAME_N, PCI_IRDȲ_N, PCI_TRDY_N, PCI_STOP_N $, \mathrm{PCl}_{-} \overline{\mathrm{D}} \mathrm{EVSE} \mathrm{\bar{L}} \_\mathrm{N}, \mathrm{PCI} \_P E R \bar{R} \_N$, PCI_SERR_N | 2 | 11 | ns | $\begin{aligned} & 1,2,5, \\ & 7,8 \end{aligned}$ |
| $\mathrm{T}_{\text {clk2out }}$ |  | Clock to output for all point-to-point signals. This is the PCI_GNT_N and PCI_REQ_N(0) only. | 2 | 12 | ns | $\begin{aligned} & 1,2,5 \\ & 7,8 \end{aligned}$ |
| $\mathrm{T}_{\text {setupb }}$ |  | Input setup time for all bused signals. This is the PCI_AD[31:0], PCI_CBE_N [3:0], PCI_PAR, PCI FRAME $\mathrm{N}, \mathrm{PCl} I R \overline{\mathrm{D}} \mathrm{N} N, \mathrm{PCI}$ TRDY $\overline{\mathrm{N}}$, <br>  PCI_SERR_N | 7 |  | ns | $\begin{aligned} & 4,6,7 \\ & 8 \end{aligned}$ |
| $\mathrm{T}_{\text {setup }}$ |  | Input setup time for all point-to-point signals. This is the $\mathrm{PCl}_{-} R E Q \_N$ and $\mathrm{PCI}_{-} \mathrm{GNT}$ _ $\mathrm{N}(0)$ only. | 10, 12 |  | ns | $\begin{aligned} & 3,4,7, \\ & 8 \end{aligned}$ |
| $\mathrm{T}_{\text {hold }}$ |  | Input hold time from clock. | 0 |  | ns | 4, 7, 8 |
| $\mathrm{T}_{\text {rst-off }}$ |  | Reset active-to-output float delay |  | 40 | ns | $\begin{aligned} & 5,6,7, \\ & 8 \end{aligned}$ |
| Note: |  |  |  |  |  |  |
| 1. | See the timing measurement conditions. |  |  |  |  |  |
| 2. Parts that are compliant to the 3.3 V signaling environment. |  |  |  |  |  |  |
| 3. $\quad$ R | times than do bused signals. GNT_N has a setup of 10 ns for 33 MHz ; REQ_N has a setup of 12 ns for 33 MHz . |  |  |  |  |  |
| 4. RST_N is asserted and de-asserted asynchronously with respect to CLK. |  |  |  |  |  |  |
| 5. All $\overline{\mathrm{PCl}}$ output to be asynchronously driven to a tri-state value when RST_N is active |  |  |  |  |  |  |
| 6. | Setup time applies only when the device is not driving the pin. Devices cānnot drive and receive signals at the same time. |  |  |  |  |  |
| 7. | Timing was tested with a 70-pF capacitor to ground. |  |  |  |  |  |
| 8. | For additional information, refer the PCI Local Bus Specification, Revision 2.2. |  |  |  |  |  |

### 5.7.2.2 USB Version 2.0 I nterface

For timing parameters, see the USB version 2.0 specification. The USB v 2.0 interfaces of the IXP43X network processors support a host only controller.

### 5.7.2.3 UTOPIA Level 2 ( 33 MHz )

Figure 20. UTOPI A Level 2 Input Timings


Table 53. UTOPI A Level 2 Input Timings Values

| Symbol | Parameter | Min. | Max. | Units | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{T}_{\text {setup }}$ | Input setup prior to rising edge of clock. Inputs included in this timing are UTP_IP_DATA[7:0], UTP_IP_SOC, AND UTP_IP_FCI, and UTP_OP_FCI. | 6 |  | ns |  |
| Thold | Input hold time after the rising edge of the clock. Inputs included in this timing are UTP_IP_DATA[7:0], UTP_IP_SOC, and UTP_IP_ FCl , and UTP_O $\overline{\mathrm{P}}-\overline{\mathrm{FCI}}$. | 0 |  | ns |  |

Figure 21. UTOPIA Level 2 Output Timings


Table 54. UTOPI A Level 2 Output Timings Values

| Symbol | Parameter | Min. | Max. | Units | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{T}_{\text {clk } 2 \text { out }}$ | Rising edge of clock to signal output. Output included in this timing are UTP_OP_SOC, <br> UTP_OP_FCO, UTP_IP_FCO, <br> UTP_OP_DATA[7:0], ŪTP_IP_ADDR[4:0] and UTP_OP_ADDR[4:0]. |  | 15 | ns | 1 |
| $\mathrm{T}_{\text {holdout }}$ | Signal output hold time after the rising edge of the clock. Output included in this timing are UTP_OP_SOC, UTP_OP_FCO, UTP_IP_FCO, UTP_OP_DATA[7:0], UTP_IP_ADD- $[\overline{4}: 0]$ and UTP_OP_ADDR[4:0]. | 1 |  | ns | 1 |
| Note:1. $\quad$ Timing was designed for system load between 5 pF and 25 pF |  |  |  |  |  |

### 5.7.2.4 <br> MI I

Figure 22. MII Output Timings


Table 55. MII Output Timings Values

| Symbol | Parameter | Min. | Max. | Units | Notes |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{T}_{1}$ | Clock to output delay for ETH_TXDATA and <br> ETH_TXEN. |  | 12.5 | ns | 1,2 |
| $\mathrm{~T}_{2}$ | ETH_TXDATA and ETH_TXEN hold time after <br> ETH_TXCLK. | 1.5 |  | ns | 2 |
| Note: <br> 1. <br> 2. | These values satisfy t the MII specification requirement of 0 ns to 25 ns clock to output delay. <br> Timing was designed for system load between 5 pF and 15 pF. |  |  |  |  |

Figure 23. MII Input Timings


Table 56. MII Input Timings Values

| Symbol | Parameter | Min. | Max. | Units | Notes |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{T}_{3}$ | ETH_RXDATA and ETH_RXDV setup time prior to <br> rising edge of ETH_RXCLK | 5.5 |  | ns | 1 |
| $\mathrm{~T}_{4}$ | ETH_RXDATA and ETH_RXDV hold time after the <br> rising edge of ETH_RXCLK | 0 |  | ns | 1,2 |

[^6]
### 5.7.2.5 MDI O

Figure 24. MDIO Output Timings


Figure 25. MDIO Input Timings


Table 57. MDIO Timings Values

| Symbol | Parameter | Min. | Max. | Units | Notes |
| :---: | :--- | :---: | :---: | :---: | :---: |
| T1 | ETH_MDIO, clock to output timing with respect to <br> rising edge of ETH_MDC clock |  | ETH_MDC/2 <br> +15 ns | ns |  |
| T2 | ETH_MDIO output hold timing after the rising <br> edge of ETH_MDC clock | 10 |  | ns |  |
| T3 | ETH_MDIO input setup prior to rising edge of <br> ETH_MDC clock | 3 |  | ns |  |
| T4 | ETH_MDIO hold time after the rising edge of <br> ETH_MDC clock | 0 |  | ns |  |
| T5 | ETH_MDC clock period | 125 | 500 | ns | 1 |
| Note: <br> 1. | Timing was designed for system load between 5 pF and 20 pF. |  |  |  |  |

### 5.7.2.6 <br> DDR SDRAM Bus

### 5.7.2.6.1 DDRI SDRAM Bus

Figure 26. DDR Clock Timing Waveform


Table 58. DDR Clock Timings

| Symbol | Parameter | DDR-II 400 |  | DDR-I 266 |  | Units | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max |  |  |
| $\mathrm{T}_{\mathrm{F}}$ | DDR SDRAM clock Frequency |  | 200 |  | 133 | MHz |  |
| $\mathrm{T}_{\mathrm{C}}$ | DDR SDRAM clock Cycle Time | 5 |  | 7.5 |  | ns | 1 |
| $\mathrm{T}_{\mathrm{CH}}$ | DDR SDRAM clock High Time | 2.15 |  | 3.37 |  | ns | 1 |
| $\mathrm{T}_{\mathrm{CL}}$ | DDR SDRAM clock Low Time | 2.15 |  | 3.37 |  | ns | 1 |
| $\mathrm{T}_{\mathrm{CS}}$ | DDR SDRAM clock Period Stability |  | 350 |  | 350 | ps |  |
| $\mathrm{T}_{\text {skew }}$ | DDR SDRAM clock skew for any differential clock pair (D_CK[2:0] D_CK_N[2:0]) |  | 100 |  | 100 | ps |  |
| Notes: <br> 1. See Figure 26, "DDR Clock Timing Waveform" on page 103 <br> 2. Vtest is nominally ( $0.5 *$ Vtch - Vtcl) |  |  |  |  |  |  |  |

Figure 27. DDR SDRAM Write Timings


Figure 28. DDR SDRAM Read Timings


Figure 29. DDR - Write Preamble/ Postamble Durations


Table 59. DDRII-400 MHz Interface -- Signal Timings

| Symbol | Parameter | Min. | Nominal | Max. | Units | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TVB1 | DQ, CB and DM write output valid time before DQS. | 521 |  |  | ps | 1 |
| TVA1 | DQ, CB and DM write output valid time after DQS. | 521 |  |  | ps | 1 |
| TVB3 | Address and Command write output valid before CK rising edge. | 1771 |  |  | ps | 1, 4 |
| TVA3 | Address and Command write output valid after CK rising edge. | 1771 |  |  | ps | 1, 4 |
| TVB4 | DQ, CB and DM read input valid time before DQS rising or falling edges. | -480 |  |  | ps | 2 |
| T VA4 | DQ, CB and DM read input valid time after DQS rising or falling edges. | 1650 |  |  | ps | 2 |
| TVB5 | CS_N[1:0] control valid before CK rising edge. | 1771 |  |  | ps | 4 |
| TVA5 | CS_N[1:0] control valid after CK rising edge. | 1771 |  |  | ps | 4 |
| $\mathrm{T}_{\mathrm{VB6}}$ | DQS write preamble duration. |  | 3750 |  | ps | 3 |
| T VA6 | DQS write postamble duration. |  | 2500 |  | ps | 3 |
| $\mathrm{T}_{\mathrm{V} 7}$ | DQ, CB, and DM pulse width (tDIPW) |  | 1750 |  | ps | 1 |

## Notes:

1. See Figure 27, "DDR SDRAM Write Timings" on page 104
2. See Figure 28, "DDR SDRAM Read Timings" on page 105. Data to strobe read setup and data from strobe read hold minimum requirements specified are determined with the DQS delay programmed for 90 degree phase shift.
minimum requirements specified are determined with the DQS delay prog
See Figure 29, "DDR - Write Preamble/Postamble Durations" on page 105
Address/Command pin group; RAS_N, CAS_N, WE_N, MA[13:0], BA[1:0]
3. Designed to JEDEC specification; it is recommended that IBIS models should be used to verify signal integrity on individual designs

Table 60. DDRI-266 MHz I nterface -- Signal Timings

| Symbol | Parameter | Min. | Nominal | Max. | Units | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{T}_{\mathrm{VB1}}$ | DQ, CB and DM write output valid time before DQS. | 1146 |  |  | ps | 1 |
| TVA1 | DQ, CB and DM write output valid time after DQS. | 1146 |  |  | ps | 1 |
| TVB3 | Address and Command write output valid before CK rising edge. | 3021 |  |  | ps | 1, 4 |
| TVA3 | Address and Command write output valid after CK rising edge. | 3021 |  |  | ps | 1, 4 |
| TVB4 | DQ, CB and DM read input valid time before DQS rising or falling edges. | 1057 |  |  | ps | 2 |
| T VA4 | DQ, CB and DM read input valid time after DQS rising or falling edges. | 1057 |  |  | ps | 2 |
| T ${ }_{\text {VB5 }}$ | CS_N[1:0] control valid before CK rising edge. | 3021 |  |  | ps | 4 |
| TVA5 | CS_N[1:0] control valid after CK rising edge. | 3021 |  |  | ps | 4 |
| $\mathrm{T}_{\text {VB6 }}$ | DQS write preamble duration. |  | 5625 |  | ps | 3 |
| T VA6 | DQS write postamble duration. |  | 3750 |  | ps | 3 |
| $\mathrm{T}_{\mathrm{V} 7}$ | DQ, CB, and DM pulse width (tDIPW) |  | 1750 |  | ps | 1 |
| Notes: <br> 1. <br> 2. <br> 3. <br> 4. <br> 5. | See Figure 27, "DDR SDRAM Write Timings" on page 104 <br> See Figure 28, "DDR SDRAM Read Timings" on page 105. Data to strobe read setup and data from strobe read hold minimum requirements specified are determined with the DQS delay programmed for 90 degree phase shift. <br> See Figure 29, "DDR - Write Preamble/Postamble Durations" on page 105 <br> Address/Command pin group; RAS_N, CAS_N, WE_N, MA[13:0], BA[1:0] <br> Designed to JEDEC specification; it is recomended that IBIS models should be used to verify signal integrity on individual designs |  |  |  |  |  |

### 5.7.2.7 Expansion Bus

### 5.7.2.7.1 Expansion Bus Synchronous Operation

Figure 30. Expansion Bus Synchronous Timing


Table 61. Expansion Bus Synchronous Operation Timing Values

| Symbol | Parameter | Low Drive |  | Med Drive |  | Hi Drive |  | Units | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |  |
| $\mathrm{T}_{1}$ | Valid rising edge of EX_CLK to valid signal on the output. |  | 10 |  | 8.5 |  | 6.5 | ns | 1, 2, 3, 4 |
| $\mathrm{T}_{2}$ | Valid signal hold time after the rising edge of EX_CLK | 1 |  | 1 |  | 1 |  | ns | 1, 2, 3, 4 |
| T3 | Valid data signal on an input prior to the rising edge of EX_CLK | 2.5 |  | 2.5 |  | 2.5 |  | ns | 1, 2, 3, 4 |
| T4 | Required hold time of a data input after the rising edge of EX_CLK | 0.5 |  | 0.5 |  | 0.5 |  | ns | 1, 2, 3, 4 |
| $\mathrm{T}_{5}$ | Valid control/arbiter signal on an input prior to the rising edge of EX_CLK | 3.5 |  | 3.5 |  | 3.5 |  | ns | 1, 2, 3, 4 |
| T6 | Required hold time of a control/arbiter input after the rising edge of EX_CLK | 0.5 |  | 0.5 |  | 0.5 |  | ns | 1, 2, 3, 4 |
| Notes: |  |  |  |  |  |  |  |  |  |
| $1 .$ $\begin{aligned} & \mathrm{Ti} \\ & \mathrm{Ti} \\ & \mathrm{M} \end{aligned}$ | Timing was designed for system load between 5 pF and 40 pF for medium drive setting at typically not more than a 66 MHz clock |  |  |  |  |  |  |  |  |
| 3. | Timing was designed for system load between 5 pF and 25 pF for high drive setting at typically not more than a 80 MHz clock |  |  |  |  |  |  |  |  |
| 4. D | Drive settings do not apply to EX_CS_N signals and are expected to be point to point. |  |  |  |  |  |  |  |  |
|  | EX_control_signals output signals comprises the following: EX_ALE, EX_ADDR, EX_CS_N, EX_RD_N, EX_WR_N. |  |  |  |  |  |  |  |  |

### 5.7.2.7.2 Expansion Bus Asynchronous Operation

Figure 31. Intel Multiplexed Mode


Table 62. Intel Multiplexed Mode Values (Sheet 1 of 2)

| Symbol | Parameter | Min. | Max. | Units | Notes |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Talepulse | Pulse width of ALE (ADDR is valid at the rising edge of ALE) | 1 | 4 | Cycles | 1,7 |
| Tale2addrhold | Valid address hold time after from falling edge of ALE | 1 | 1 | Cycles | $1,2,7$ |
| Tdval2valwrt | Write data valid prior to WR_N falling edge | 1 | 4 | Cycles | 3,7 |
| Twrpulse | Pulse width of the WR_N | 1 | 16 | Cycles | 4,7 |
| Tdholdafterwr | Valid data after the rising edge of WR_N | 1 | 4 | Cycles | 5,7 |
| Tale2valcs | Valid chip select after the falling edge of ALE | 1 | 4 | Cycles | 7 |


| 1. | The EX_ALE signal is extended from T to 4Tnsec based on programming of the T1 timing parameter. |
| :--- | :--- |
| 2. | The parameter Tale2addrhold is fixed at T. <br> Setting the address phase parameter (T1) adjusts the duration that the address takes to appear to an <br> external device. |
| 3. | Setting the data setup phase parameter (T2) adjusts the duration that the data takes to appear prior to <br> a data strobe (read or write) to an external device. |
| 4. | Setting the data strobe phase parameter (T3) adjusts the duration that the data strobe takes to appear <br> (read or write) to an external device. Data is available during this time as well. |
| 5. | Setting the data hold strobe phase parameter (T4) adjusts the duration for which the chip selects, <br> address, and data (during a write) are held. |
| 6. | Setting the recovery phase parameter (T5) adjusts the duration between successive accesses on the <br> expansion interface. |
| 7. | Tis the period of the clock measured in ns. <br> Clock to output delay for all signals is a maximum of 15 ns for devices requiring operation in <br> synchronous mode. |
| 8. | Timing was designed for system load between 5 pF and 60 pF for high drive settings |

Table 62. Intel Multiplexed Mode Values (Sheet 2 of 2)

| Symbol | Parameter | Min. | Max. | Units | Notes |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Trdsetup | Data valid required before the rising edge of RD_N | 14.7 |  | ns |  |
| Trdhold | Data hold required after the rising edge of RD_N | 0 |  | ns |  |
| Trecov | Time needed between successive accesses on expansion <br> interface. | 1 | 16 | Cycles | 6 |

## Note:

1. The EX_ALE signal is extended from $T$ to 4 Tnsec based on programming of the $T 1$ timing parameter. The parameter Tale2addrhold is fixed at T.
Setting the address phase parameter (T1) adjusts the duration that the address takes to appear to an external device
2. Setting the data setup phase parameter (T2) adjusts the duration that the data takes to appear prior to a data strobe (read or write) to an external device.
3. Setting the data strobe phase parameter (T3) adjusts the duration that the data strobe takes to appear (read or write) to an external device. Data is available during this time as well.
4. Setting the data hold strobe phase parameter (T4) adjusts the duration for which the chip selects, address, and data (during a write) are held.
5. Setting the recovery phase parameter (T5) adjusts the duration between successive accesses on the expansion interface.
6. $\quad \mathrm{T}$ is the period of the clock measured in ns.
7. Clock to output delay for all signals is a maximum of 15 ns for devices requiring operation in synchronous mode
8. Timing was designed for system load between 5 pF and 60 pF for high drive settings

Figure 32. I ntel Simplex Mode


Table 63. I ntel Simplex Mode Values

| Symbol | Parameter | Min. | Max. | Units | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Taddr2valcs | Valid address to valid chip select | 1 | 4 | Cycles | 1, 2, 7 |
| $\mathrm{T}_{\text {dval2valwrt }}$ | Write data valid prior to EXPB_IO_WRITE_N falling edge | 1 | 4 | Cycles | 3, 7 |
| $\mathrm{T}_{\text {wrpulse }}$ | Pulse width of the EXP_IO_WRITE_N | 1 | 16 | Cycles | 4, 7 |
| $\mathrm{T}_{\text {dholdafterwr }}$ | Valid data after the rising edge of EXPB_IO_WRITE_N | 1 | 4 | Cycles | 5, 7 |
| $\mathrm{T}_{\text {rdsetup }}$ | Data valid required before the rising edge of EXP_IO_READ_N | 14.7 |  | ns |  |
| $\mathrm{T}_{\text {rdhold }}$ | Data hold required after the rising edge of EXP_IO_READ_N | 0 |  | ns |  |
| Trecov | Time required between successive accesses on the expansion interface. | 1 | 16 | Cycles | 6 |
| Note: |  |  |  |  |  |
|  | EX_ALE is not valid in simplex mode of operation. <br> Sēting the address phase parameter (T1) adjusts the duration that the address takes to appear to an external device. |  |  |  |  |
| 2. Sēti exter |  |  |  |  |  |
| 3. Setti to a | Setting the data setup phase parameter (T2) adjusts the duration that the data takes to appear prior to a data strobe (read or write) to an external device. |  |  |  |  |
| 4. Setti | Setting the data strobe phase parameter (T3) adjusts the duration that the data strobe takes to appear (read or write) to an external device. Data is available during this time as well. |  |  |  |  |
| 5. Setti addr | Setting the data hold strobe phase parameter (T4) adjusts the duration that the chip selects, address, and data (during a write) is held. |  |  |  |  |
| 6. Setti | Setting the recovery phase parameter (T5) adjusts the duration between successive accesses on the expansion interface. |  |  |  |  |
| 7. T is t | T is the period of the clock measured in ns. |  |  |  |  |
| 8. Clock synch | Clock to output delay for all signals is a maximum of 15 ns for devices requiring operation in |  |  |  |  |
| 9. Timin | synchronous mode. <br> Timing was designed for system load between 5 pF and 60 pF for high drive settings |  |  |  |  |

Figure 33. Motorola Multiplexed Mode


Table 64. Motorola Multiplexed Mode Values

| Symbol | Parameter | Min. | Max. | Units | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{T}_{\text {alepulse }}$ | Pulse width of ALE (ADDR is valid at the rising edge of ALE) | 1 | 4 | Cycles | 1, 7 |
| Tale2addrhold | Valid address hold time after from falling edge of ALE | 1 | 1 | Cycles | 1, 2, 7 |
| $\mathrm{T}_{\text {dval2valds }}$ | Write data valid prior to EXP_MOT_DS_N falling edge | 1 | 4 | Cycles | 3, 7 |
| $\mathrm{T}_{\text {dspulse }}$ | Pulse width of the EXP_MOT_DS_N | 1 | 16 | Cycles | 4,7 |
| $\mathrm{T}_{\text {dholdafterds }}$ | Valid data after the rising edge of EXP_MOT_DS_N | 1 | 4 | Cycles | 5, 7 |
| Tale2valcs | Valid chip select after the falling edge of ALE | 1 | 4 | Cycles | 7 |
| $\mathrm{T}_{\text {rdsetup }}$ | Data valid required before the rising edge of EXP_MOT_DS_N | 14.7 |  | ns |  |
| $\mathrm{T}_{\text {rdhold }}$ | Data hold required after the rising edge of EXP_MOT_DS_N | 0 |  | ns |  |
| Trecov | Time needed between successive accesses on expansion interface. | 1 | 16 | Cycles | 6 |
| Note: |  |  |  |  |  |
| 1. The EX_ALE signal is extended from $T$ to 4 Tnsec, based on the programming of the $T 1$ timing parameter. The parameter Tale2addrhold is fixed at T. | The EX_ALE signal is extended from T to 4Tnsec, based on the programming of the T1 timing parameter. The parameter Tale2addrhold is fixed at T. <br> Setting the address phase parameter (T1) adjusts the duration that the address takes to appear to an external device. |  |  |  |  |
| 2. Setting the address phase parameter (T1) adjusts the duration that the address takes to appear to an external device. |  |  |  |  |  |
| 3. Setti to a | Setting the data setup phase parameter (T2) adjusts the duration that the data takes to appear prior to a data strobe (read or write) to an external device. |  |  |  |  |
| 4. $\quad$ Settin | Setting the data strobe phase parameter (T3) adjusts the duration that the data strobe takes to appear (read or write) to an external device. Data is available during this time as well. |  |  |  |  |
| 5. Setti | Setting the data hold strobe phase parameter (T4) adjusts the duration that the chip selects, address, and data (during a write) is held. |  |  |  |  |
| 6. Setti | Setting the recovery phase parameter (T5) adjusts the duration between successive accesses on the expansion interface. |  |  |  |  |
| 7. $\quad \mathrm{T}$ is t | T is the period of the clock measured in ns. |  |  |  |  |
| 8. Clock synch | Clock to output delay for all signals is a maximum of 15 ns for devices requiring operation in synchronous mode. |  |  |  |  |
| 9. Timin | Timing was designed for system load between 5 pF and 60 pF for high drive settings |  |  |  |  |

5.0 Electrical Specifications

Figure 34. Motorola Simplex Mode


Table 65. Motorola Simplex Mode Values (Sheet 1 of 2)

| Symbol | Parameter | Min. | Max. | Units | Notes |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $T_{\text {ad2valcs }}$ | Valid address to valid chip select | 1 | 4 | Cycles | $1,2,7$ |
| $T_{\text {dval2valds }}$ | Write data valid prior to EXP_MOT_DS_N falling edge | 1 | 4 | Cycles | 3,7 |
| $T_{\text {dspulse }}$ | Pulse width of the EXP_MOT_DS_N | 1 | 16 | Cycles | 4,7 |
| $T_{\text {dholdafterds }}$ | Valid data after the rising edge of EXP_MOT_DS_N | 1 | 4 | Cycles | 5,7 |

## Note:

1. EX_ALE is not valid in simplex mode of operation.
2. Setting the address phase parameter (T1) adjusts the duration that the address takes to appear to an external device. Setting the data setup phase para to external device
3. Setting the data strobe phase parameter (T3) adjusts the duration that the data strobe takes to appear (read or write) to an external device. Data is available during this time as well.
4. Setting the data hold strobe phase parameter (T4) adjusts the duration that the chip selects, address, and data (during a write) is held.
5. Setting the recovery phase parameter (T5) adjusts the duration between successive accesses on the expansion interface.
T is the period of the clock measured in ns.
6. Clock to output delay for all signals is a maximum of 15 ns for devices requiring operation in a synchronous mode.
7. Timing was designed for system load between 5 pF and 60 pF for high drive settings

Table 65. Motorola Simplex Mode Values (Sheet 2 of 2)

| Symbol | Parameter | Min. | Max. | Units | Notes |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $T_{\text {rdsetup }}$ | Data valid required before the rising edge of <br> EXP_MOT_DS_N | 14.7 | ns |  |  |
| $\mathrm{~T}_{\text {rdhold }}$ | Data hold required after the rising edge of EXP_MOT_DS_N | 0 | ns |  |  |
| $\mathrm{~T}_{\text {recov }}$ | Time required between successive accesses on the <br> expansion interface. | 1 | 16 | Cycles | 6 |

## Note:

1. EX_ALE is not valid in simplex mode of operation.
2. Setting the address phase parameter (T1) adjusts the duration that the address takes to appear to an external device.
3. Setting the data setup phase parameter (T2) adjusts the duration that the data takes to appear prior to a data strobe (read or write) to an external device.
4. Setting the data strobe phase parameter (T3) adjusts the duration that the data strobe takes to
appear (read or write) to an external device. Data is available during this time as well.
5. Setting the data hold strobe phase parameter (T4) adjusts the duration that the chip selects, address, and data (during a write) is held.
6. Setting the recovery phase parameter (T5) adjusts the duration between successive accesses on the expansion interface.
7. $\quad \mathrm{T}$ is the period of the clock measured in ns.
8. Clock to output delay for all signals is a maximum of 15 ns for devices requiring operation in a synchronous mode.
9. Timing was designed for system load between 5 pF and 60 pF for high drive settings

Table 66. Setup/ Hold Timing Values in Asynchronous Mode of Operation

| Parameter | Min. | Max. | Units | Notes |
| :--- | :---: | :---: | :---: | :---: |
| Output Valid after rising edge of EX_CLK |  | 10 | ns | 1 |
| Output Hold after rising edge of EX_CLK | 0 |  | ns | 1 |
| Input Setup prior to rising edge of EX_CLK | 3.5 |  | ns | 1 |
| Input Hold required after rising edge of EX_CLK | 0.5 |  | ns | 1 |

Note:

1. The Setup and Hold Timing values are for all modes.

### 5.7.2.7.3

## EX_IOWAIT_N

The EX_IOWAIT_N signal is available for sharing by devices attached to chip selects 0 through 3, when configured in Intel or Motorola modes of operation. The main purpose of this signal is to properly communicate with slower devices requiring more time to respond during data access. The shared device will assert EX_IOWAIT_N in the T2 (Chip Select Timing) period of a read or write transaction. During idle cycles, the board is responsible for ensuring that EX_IOWAIT_N is pulled-up. The Expansion bus controller always ignores EX_IOWĀIT_N for synchronous Intel mode writes. When an external device asserts EX_IOWAIT_N before the first cycle of a T3 (Strobe timing) period of a read or write transaction, the Expansion bus controller will hold in T3 until the EX_IOWAIT_N signal returns to an inactive state. Since there is a synchronizer cell on EX_IOWAIT_N, the external device must assert EX_IOWAIT_N three cycles before the deassertion of EX_WR_N/EX_RD_N.
Refer to 'Using I/O Wait sub-section in the Expansion Bus Controller' chapter of the Intel ${ }^{\circledR}$ IXP43X Product Line of Network Processors Developer’s Manual for detailed information.

Figure 35. I/ O Wait Normal Phase Timing


Figure 36. I/ O Wait Extended Phase Timing


### 5.7.2.8 Serial Peripheral Port Interface Timing

Figure 37. Serial Peripheral Interface Timing


Table 67. Serial Peripheral Port Interface Timing Values

| Symbol | Parameter | Min. | Max. | Units | Note <br> s |
| :--- | :--- | :---: | :---: | :---: | :---: |
| TPER_INTCLK | Minimum and maximum clock periods that can be <br> produced by the SSP_SCLK when the clock is being <br> generated from the internal 3.7033 MHz clock. | .00723 | 1.851 | MHz |  |
| TPER_EXTCLK | Minimum and maximum clock period that can be <br> produced by the SSP_SCLK when the clock is being <br> generated from the externally supplied maximum <br> llock rate of 33 MHz clock (SSP_EXTCLK). | .06445 | 16.5 | MHz |  |
| TOV | Output Valid Delay from SSP_EXTCLK to SSP_SCLK <br> in an external clock mode | 2 | 15 | ns |  |
| TIS | Input Setup time for data prior to the valid edge of <br> SSP_SCLK. These signals include SSP_SRXD. | 15 |  | ns |  |
| TIH | Input hold time for data after the to the valid edge <br> of SSP_SCLK. These signals include SSP_SRXD. | 0 |  | ns |  |
| TDOV | SSP_SCLK clock to output valid delay from output <br> signals. These signals include SSP_STXD and <br> SSP_SFRM. | 1 | 6 | ns |  |
| TDOH | Output data hold valid from valid edge of <br> SSP_SCLK. These signals include SSP_STXD and <br> SSP_SFRM. | 1 |  | ns |  |
| Note:  <br> 1. Clock jitter on the SSPSCLK is designed to be an average of the specified clock frequency. The <br> SSPSCLK jitter specification is unspecified.  |  |  |  |  |  |

### 5.7.2.9 High-Speed, Serial Interface

Figure 38. High-Speed Serial Timings


Table 68. High-Speed Serial Timing Values

| Symbol | Parameter | Min. | Max. | Units | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: |
| T1 | Setup time of HSS_TXFRAMEO, HSS_RXFRAMEO, and HSS_RXDATAO prior to the rising edge of clock | 5 |  | ns | 1, 2, 3 |
| T2 | Hold time of HSS_TXFRAMEO, HSS_RXFRAMEO, and HSS_RXDATAO after the rising edge of clock | 0 |  | ns | 1, 2, 3 |
| T3 | Setup time of HSS_TXFRAMEO, HSS RXFRAMEO, and HSS_RXDATAO prior to the falling edge of clock | 5 |  | ns | 1, 2, 3 |
| T4 | Hold time of HSS_TXFRAMEO, HSS_RXFRAMEO, and HSS_RXDATAO after the falling edge of clock | 0 |  | ns | 1, 2, 3 |
| T5 | Rising edge of clock to output delay for HSS_TXFRAMEO, HSS_RXFRAMEO, and HSS_TXDATAO |  | 15 | ns | 1, 4 |
| T6 | Falling edge of clock to output delay for HSS_TXFRAMEO, HSS_RXFRAMEO, and HSS_TXDATAO |  | 15 | ns | 1, 3, 4 |
| T7 | Output Hold Delay after rising edge of final clock for HSS_TXFRAMEO, HSS_RXFRAMEO, and HSS_TXDATAO | 0 |  | ns | 1, 3, 4 |
| T8 | Output Hold Delay after falling edge of final clock for HSS_TXFRAMEO, HSS_RXFRAMEO, and HSS_TXDATAO | 0 |  | ns | 1, 3, 4 |
| T9 | HSS_TXCLK0 period and HSS_RXCLK0 period | $1 / 8.192 \mathrm{MHz}$ | $1 / 512 \mathrm{KHz}$ | ns | 5 |

## Notes:

1. HSS_TXCLKO and HSS_RXCLK0 can come from external independent sources or driven by the IXP43X network processors. The signals are shown to be synchronous for illustrative purposes and are not required to be synchronous.
2. Applicable when the HSS RXFRAMEO and HSS TXFRAMEO signals are being driven by an external source as inputs into the IXP43X network processors. Always applicable to HSS_RXDATA0.
3. The HSS_RXFRAMEOO and HSS_TXFRAMEO can be configured to accept data on the rising or falling edge of the given reference clock. HSS ${ }^{-}$RXFRAMEO and HSS_RXDATA0 signals are synchronous to HSS RXCLK0 and HSS TXFRAMEO and HSS TXDATAO signals are synchronous to the HSS TXCLKO.
4. Applicable when the HSS_RXFRAMEO and HSS_TXFRAMEO signals are being driven by the IXP43X network processors to an external source. Always applicable to HSS_TXDATA0.
5. The HSS TXCLK0 can be configured to be driven by an external source or be driven by the IXP43X network processors. The slowest clock speed that can be accepted or driven is 512 KHz . The maximum clock speed that can be accepted or driven is 8.192 MHz . The clock duty cycle accepted is $50 / 50+20 \%$.
6. Timing was designed for system load between 5 pF and 30 pF for high drive setting

### 5.7.2.10 JTAG

Figure 39. Boundary-Scan General Timings
JTG_TMS, JTG_TDI

Figure 40. Boundary-Scan Reset Timings
JTG_TRST_N

Table 69. Boundary-Scan Interface Timings Values

| Symbol | Parameter | Conditions | Min. | Typ. | Max. | Units | Notes |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{T}_{\text {bscl }}$ | JTG_TCK low time |  | 50 |  |  | ns | 2 |
| $\mathrm{~T}_{\text {bsch }}$ | JTG_TCK high time |  | 50 |  |  | ns | 2 |
| $\mathrm{~T}_{\text {bsis }}$ | JTG_TDI, JTG_TMS setup time to <br> rising edge of JTG_TCK |  | 10 |  |  | ns |  |
| $\mathrm{~T}_{\text {bsih }}$ | JTG_TDI, JTG_TMS hold time from <br> rising edge of JTG_TCK |  | 10 |  |  | ns |  |
| $\mathrm{~T}_{\text {bsoh }}$ | JTG_TDO hold time after falling <br> edge of JTG_TCK |  | 1.5 |  |  | ns | 1 |
| $\mathrm{~T}_{\text {bsod }}$ | JTG_TDO clock to output from <br> falling edge of JTG_TCK |  | 30 |  |  | ns |  |
| $\mathrm{~T}_{\text {bsr }}$ | JTG_TRST_N reset period |  | 10 |  |  | ns |  |
| $\mathrm{~T}_{\text {bsrs }}$ | JTG_TMS setup time to rising edge <br> of JTG_TRST_N |  | 10 |  |  | ns |  |
| $\mathrm{~T}_{\text {bssh }}$ | JTG_TMS hold time from rising <br> edge of JTG_TRST_N |  | ns | 1 |  |  |  |
| Note: <br> 1. <br> 2. | Tests are completed with a 40-pF load to ground on JTAG_TDO. <br> JTG_TCK can be stopped indefinitely either in the low or high phase. |  |  |  |  |  |  |

### 5.7.3 Reset

The IXP43X network processors can be reset in any of the following three modes:

- Cold Reset
- Warm Reset
- Soft Reset

Normally, a Cold Reset is executed each time power is initially applied to the board, a Warm Reset is executed when it is only intended to reset the IXP43X network processors, and a Soft Reset is executed by the watchdog timer.

### 5.7.3.1 Cold Reset

A Cold Reset condition is when the network processor is initially powered-up and has successfully come out of the Reset. During this state all internal modules and registers are set to the initial default state. To successfully come out of reset, two things must occur:

- Proper power sequence as described in Section 5.8, "Power Sequence" on page 122
- Followed by proper resetting of PWRON_RST_N and RESET_IN_N signals as described in Section 5.7.3.4, "Reset Timings" on page 121

The following procedural sequence must be followed to achieve a successful cold reset:

1. VCC and VCC33 power supplies must reach steady state
2. Hold PWRON_RST_N and RESET_IN_N asserted for 2000nSec
3. De-assert PWRON_RST_N (signal goes high with the help of a pull-up resistor)
4. Continue to hold RESET_IN_N asserted for at least $10 n \mathrm{Sec}$ more after releasing PWRON_RST_N
5. De-assert RESET_IN_N (signal goes high with the help of a pull-up resistor)
6. The network processor asserts PLL_LOCK indicating that the processor has successfully come out of Reset

### 5.7.3.2 Hardware Warm Reset

A Hardware Warm Reset can only be asserted when PWRON RST N is de-asserted and the network processor is in a normal operating mode. A Hardware Warm Reset is initiated by the assertion of RESET_IN_N. During this state, all internal registers and modules are set to their initial default state except for the PLL internal modules. Since the PLL modules are not reset, the Reset sequence is executed much faster by the processor.

The following procedural sequence must be followed to achieve a successful warm reset:

1. The system must have previously completed a Cold Reset successfully.
2. PWRON_RST_N must be de-asserted (held high for the entire process).
3. Hold RESET_IN_N asserted for 500nSec.
4. De-assert RESET_IN_N (signal goes high with the help of a pull-up resistor)
5. The network processor asserts PLL_LOCK indicating that the processor has successfully come out of reset.

### 5.7.3.3 Soft Reset

A Soft Reset condition is accomplished by the usage of the hardware Watch-Dog Timer module, and software to manage and perform counter updates. For a complete description of Watch-Dog Timer functionality, refer to Watchdog Timer Operation sub-section in the Operating System Timer Chapter of the Intel ${ }^{\circledR}$ IXP43X Product Line of Network Processors Developer's Manual.

The Soft Reset is similar to what is described in Section 5.7.3.2. The main difference is that there is no hardware requirement; everything is done within the network processor and software support. That is why it is also referred to as a Soft Warm Reset. Since Hardware Warm Reset and Soft Warm Reset are very similar, there must be a way to determine which reset was last executed after recovering. This is done by reading the Timer Status Register bit 4 (Warm Reset). If this bit was last set to 1, it will indicate that a Soft Reset was executed, and if the bit was last reset to 0 , then it will indicate that the processor has just come out of either a Hardware Warm Reset or a Cold Reset.
5.7.3.4 Reset Timings

Figure 41. Reset Timings


Table 70. Reset Timings Table Parameters

| Symbol | Parameter | Min. | Тур. | Max. | Units | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TRELEASE_PWRON_RST_N | Minimum time required to hold the PWRON_RST_N at logic 0 state after stable power has been applied to the IXP43X network processors while using a crystal to drive the processor's system clock. (OSC_IN and OSC_OUT) | 500 |  |  | ms | 1 |
| TRELEASE_RESET_IN_N | Minimum time required to hold the RESET_IN_N at logic 0 state after PWRON_RST_N has been released to a logic 1 state. The RESET_IN_N signal to be held low when the PWRON_RST_N signal is held low. | 10 |  |  | ns |  |
| TPLL_LOCK | Maximum time for PLL_LOCK signal to drive to logic 1 after RESET_IN_N is driven to logic 1 state. The boot sequence does not occur until this period is complete. | 720 |  | 1500 | ns |  |
| TEX_ADDR_SETUP | Minimum time for the EX_ADDR signals to drive the inputs prior to RESET_IN_N being driven to logic 1 state. This is used for sampling configuration information. | 50 |  |  | ns | 2 |
| TEX_ADDR_HOLD | Minimum/maximum time for the EX_ADDR signals to drive the inputs prior to PLL_LOCK being driven to logic 1 state. This is used for sampling configuration information. | 0 |  | 20 | ns | 2 |
| TWARM_RESET | Minimum time required to hold RESET_IN_N signal at logic 0 to cause a warm reset in the IXP43X network processors. The power must remain stable and the PWRON_RST_N signal must remain stable (logic high) during the process. | 500 |  |  | ns |  |
| Note: <br> 1. $\quad T_{\text {RELEASE_PWRON_RST_N }}$ is the time required for internal oscillator to reach stability. When an external oscillator is used instead of a crys̄tal, the delay required is 2000-ns instead of $500-\mathrm{ms}$. <br> 2. The expansion bus address is captured as a derivative of the RESET_IN_N signal going high. When a programmable-logic device is used to drive the EX_ADDR signals instead of pull-downs, the signals should be active till PLL_LOCK is active. |  |  |  |  |  |  |

### 5.8 Power Sequence

The 3.3-V I/O voltage ( $\mathrm{V}_{\text {CC33 }}$ ) and the $2.5 / 1.8-\mathrm{VI} / \mathrm{O}$ voltage ( $\mathrm{V}_{\mathrm{CCDDR}}$ ) is powered up at least $1 \mu$ s before the core voltage ( $\mathrm{V}_{\mathrm{Cc}}$ ). The core voltage ( $\mathrm{V}_{\mathrm{CC}}$ ) of the IXP43X network processors must not become stable prior to $3.3-\mathrm{VI} / \mathrm{O}$ voltage ( $\mathrm{V}_{\mathrm{CC} 33}$ ) or the $2.5 / 1.8-\mathrm{V}$ I/O voltage ( $\mathrm{V}_{\text {CCDDR }}$ ).

Sequencing between $\mathrm{V}_{\mathrm{CC} 33}$ and $\mathrm{V}_{\text {CCDDR }}$ can occur in any order with respect to one another. TIO_PHASE can be:

- $\mathrm{V}_{\text {CC33 }}$ prior to $\mathrm{V}_{\text {CCDDR }}$
- $V_{\text {CCDDR }}$ prior to $\mathrm{V}_{\text {CC33 }}$
- $\mathrm{V}_{\mathrm{CC} 33}$ simultaneously to $\mathrm{V}_{\text {CCDDR }}$

Note: $\quad$ During the interval between $\mathrm{V}_{\mathrm{CCDDR}}$ and $\mathrm{V}_{\mathrm{CC}}$ ramps, the DDR pin states will be held to $\mathrm{V}_{\mathrm{ss}}$.

The $V_{\text {USBAUPLL }} V_{\text {USBCORE }}$ and $V_{\text {CCA }}$ voltage ( 1.3 V ) follow the $V_{C C}$ voltage power-up pattern. The $V_{\text {CCP OSC, }} V_{\text {CCPUSB, }}$ and $V_{\text {CCAUBG }}$ voltage ( 3.3 V ) follows the $\mathrm{V}_{\text {CC33 }}$ voltage power-up pattern.

The value for $T_{\text {POWER_up }}$ to be at least $1 \mu \mathrm{~s}$ after the later of $V_{C C 33}$ and $V_{C C D D R}$ reaches stable power. The TPOWER up timing parameter is measured between the later of the I/O power rails ( $\mathrm{V}_{\mathrm{CC} 33}$ at 3.3 V or $\mathrm{V}_{\mathrm{CCDDR}}$ at $2.5 / 1.8 \mathrm{~V}$ ) and $\mathrm{V}_{\mathrm{CC}}$ at 1.3 V .

The USB ports in the IXP43X network processors have a special requirement on power up sequence if the USB_V5ref is connected to a 5V power supply. The USB_V5ref ports to be powered up are as follows:

- USB_V5ref prior to $\mathrm{V}_{\mathrm{CC} 33}$
- If USB_V5ref is powered up simultaneously to $\mathrm{V}_{\mathrm{CC} 33}$, Voltage level at pin USB_ $\overline{\mathrm{V}}$ ref must be equal to or higher than $\mathrm{V}_{\mathrm{CC} 33}$ all the time.
Figure 42. Power-up Sequence Timing


The following power assessments assume full-speed operation by all peripherals and internal components. If applications do not require usage of certain peripherals or full-speed operation from all the peripherals are not required, the power required by the part can be significantly less than the numbers stated in the following table.

### 5.9 Power Dissipation

Table 71. Typical Power Dissipation Values

| Part Type | Power Rail | $\begin{gathered} \text { I Cc_TOTAL } \\ (\text { (mA) } \end{gathered}$ | $\begin{aligned} & \text { Power Per } \\ & \text { Rail } \\ & (\mathrm{mW}) \dagger \end{aligned}$ | Typical Power Dissipation (Watts) |
| :---: | :---: | :---: | :---: | :---: |
| Intel ${ }^{\circledR}$ IXP43X Product Line of Network Processors - 400 MHz | 3.3 V | 310 | 1022 | 3.04 (2.64) |
|  | $2.5 \mathrm{~V}(1.8 \mathrm{~V})$ | 260 (138) | 649 (249) |  |
|  | 1.3 V | 1051 | 1366 |  |
| Intel ${ }^{\circledR}$ IXP43X Product Line of Network Processors - 533 MHz | 3.3 V | 310 | 1023 | 3.08 (2.68) |
|  | $2.5 \mathrm{~V}(1.8 \mathrm{~V})$ | 259 (138) | 648 (249) |  |
|  | 1.3 V | 1081 | 1406 |  |
| Intel ${ }^{\circledR}$ IXP43X Product Line of Network Processors - 667 MHz | 3.3 V | 311 | 1027 | 3.13 (2.73) |
|  | $2.5 \mathrm{~V}(1.8 \mathrm{~V})$ | 258 (138) | 644 (249) |  |
|  | 1.3 V | 1119 | 1455 |  |

$\dagger \quad$ Power in mW is calculated using Typical Vcc specification for each power rail.
$\dagger \dagger$ Power Dissipation (Watts) figures are for DDR-I (2.5V) and DDR-II (1.8V) respectively.

In Table 72, the I ${ }_{\text {CC_TOTAL }}$ current should be used for power supply design.
Table 72. Maximum Power Dissipation Values

| Part Type | Power Rail | $\begin{gathered} \text { I CC_TOTAL } \\ (\mathbf{m A}) \end{gathered}$ | ```Power Per Rail (mW)\dagger``` | Maximum Power Dissipation (Watts) |
| :---: | :---: | :---: | :---: | :---: |
| Intel ${ }^{\circledR}$ IXP43X Product Line of Network Processors - 400/533 MHz | 3.3 V | 430 | 1419 | 4.06 |
|  | 1.8 V | 530 | 954 |  |
|  | 1.3 V | 1300 | 1690 |  |
| Intel ${ }^{\circledR}$ IXP43X Product Line of Network Processors - 667 MHz | 3.3 V | 430 | 1419 | 4.19 |
|  | 1.8 V | 530 | 954 |  |
|  | 1.3 V | 1400 | 1820 |  |
| Note: The power for DDR2 is calculated based on ODT enabled. |  |  |  |  |

### 5.10 Ordering I nformation

Contact your local Intel sales representative for ordering information.
5.0 Electrical Specifications


[^0]:    Intel ${ }^{\circledR}{ }^{\circledR}$ IXP43X Product Line of Network Processors

[^1]:    Intel ${ }^{\circledR}{ }^{\circledR}$ IXP43X Product Line of Network Processors
    Datasheet

[^2]:    Intel ${ }^{\circledR}{ }^{\circledR}$ IXP43X Product Line of Network Processors

[^3]:    Intel ${ }^{\circledR}{ }^{\circledR}$ IXP43X Product Line of Network Processors
    Datasheet

[^4]:    Note:
    Note: These values are typical values seen during manufacturing process and are not tested.
    2. This is an open drain output; the part exhibits no drive in this operation and the 2.4 V is specified to be achieved through an external board pull-up.

[^5]:    Note:

    1. These values are typical values seen during manufacturing process and are not tested.
    2. These parameters are only applicable to signal other than power and ground signals.
[^6]:    Note:

    1. These values satisfy the $10-\mathrm{ns}$ setup and hold time requirements that are necessary for the MII specification.
    2. The T4 input hold timing parameter is not $100 \%$ tested and is guaranteed by design.
