


# M48Z129V

# 3.3 V, 1 Mbit (128 Kb x 8) ZEROPOWER<sup>®</sup> SRAM

Not recommended for new design

### Features

- Integrated, ultra low power SRAM, power-fail control circuit, and battery
- Conventional SRAM operation; unlimited WRITE cycles
- 10 years of data retention in the absence of power
- Microprocessor power-on reset (reset valid even during battery backup mode)
- Battery low pin provides warning of battery end-of-life
- Automatic power-fail chip deselect and WRITE protection
- WRITE protect voltages
  - $V_{CC}$  = 3.0 to 3.6 V; 2.7 V  $\leq$  V<sub>PFD</sub>  $\leq$  3.0 V (V<sub>PFD</sub> = power-fail deselect voltage)
- Self-contained battery in the CAPH \i™ D P package
- Pin and function compatible with JEDEC standard 128 K x 8 SPANs
- RoHS complian
- Lead-free secund level interconnect



### September 2011

# Contents

Description
Operation modes
2.1 READ mode
2.2 WRITE mode
2.3 Data retention mode 10
2.4 V <sub>CC</sub> noise and negative going transients
Maximum ratings 12
DC and AC parameters
Package mechanical data
Part numbering
Environmental information 18
Revision history



## List of tables

Table 1. Table 2. Table 3. Table 4. Table 5. Table 6. Table 7. Table 8. Table 9. Table 10. Table 11. Table 12. Table 13.	Signal names5Operating modes7READ mode AC characteristics8WRITE mode AC characteristics10Absolute maximum ratings12Operating and AC measurement conditions13Capacitance13DC characteristics14Power down/up AC characteristics15Power down/up trip points DC characteristics15PMDIP32 – 32-pin plastic DIP, package mechanical data16Ordering information scheme17Document revision history19
obsolf	Signal names




# List of figures

Figure 2. Figure 3. Figure 4.	DIP connections
Figure 5. Figure 6. Figure 7. Figure 8. Figure 9. Figure 10. Figure 12.	WRITE enable controlled, WRITE mode AC waveform       9         Chip enable controlled, WRITE mode AC waveform       9         Chip enable controlled, WRITE mode AC waveforms       9         Supply voltage protection       11         AC testing load circuit       13         Power down/up mode AC waveforms       15         PMDIP32 – 32-pin plastic module DIP, package outline       16         Pocypling symbole       18
Figure 12.	
	.(S) ODSON
	*e producit
Obsol	Logic diagram



## 1 Description

The M48Z129V ZEROPOWER<sup>®</sup> SRAM is a 1,048,576 bit non-volatile static RAM organized as 131,072 words by 8 bits. The device combines an internal lithium battery, a CMOS SRAM and a control circuit in a plastic 32-pin DIP module. The M48Z129V directly replaces industry standard 128 K x 8 SRAM. It also provides the non-volatility of FLASH without any requirement for special WRITE timing or limitations on the number of WRITEs that can be performed.





### Table 1. Signal names

	Table 1. Signal names					
	A0-A16	And.ess inputs				
	DQ0-DQ7	Data inputs / outputs				
	Ę	Chip enable				
	Ğ	Output enable				
	W	WRITE enable				
26	RST	Reset output (open drain)				
50'	BL	Battery low output (open drain)				
005	V <sub>CC</sub>	Supply voltage				
	V <sub>SS</sub>	Ground				




Figure 2.

J					
				_	
	RST [	1	3	2100	CC
	A16 [	2		1 🏿 A 1	
	A14 [	3	3	ס¢פו	Ē
	A12 [	4	2	∍þ₩	ī
	A7 [	5	2	3 🛛 A 1	13
	A6 [	6	2	7 🛛 A8	8
	A5 [	7	2	5 🛛 A9	9
	A4 [	8	M48Z129V 2	5 🛛 A 1	11
	A3 [			4₿Ğ	
	A2 [	10	2	3 🛛 A 1	10
	A1 [	11	2	2DĒ	
	A0 [	12		1 00	
	DQ0 [	13	2	סם	Q6
	DQ1	14	1	e [ do	Q5
	DQ2 [	15	1	3 [] DO	Q4
	V <sub>SS</sub> [			7 [] da	Q3
	50-				Al0231



**DIP connections** 





## 2 Operation modes

The M48Z129V also has its own power-fail detect circuit. This control circuitry constantly monitors the supply voltage for an out of tolerance condition. When  $V_{CC}$  is out of tolerance, the circuit write protects the SRAM, providing data security in the midst of unpredictable system operation. As  $V_{CC}$  falls, the control circuitry automatically switches to the battery, maintaining data until valid power is restored.

	- p					
Mode	V <sub>cc</sub>	Ē	G	W	DQ0-DQ7	Power
Deselect		V <sub>IH</sub>	Х	Х	High Z	Standby
WRITE	4.5 to 5.5 V or	$V_{IL}$	Х	V <sub>IL</sub>	D <sub>IN</sub>	Active
READ	3.0 to 3.6 V	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	D <sub>OUT</sub>	ACLIVE
READ	0.0 10 0.0 V	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IH</sub>	High Z	Active
Deselect	V <sub>SO</sub> to V <sub>PFD</sub> (min) <sup>(1)</sup>	Х	Х	Х	High Z	CMOS standby
Deselect	$\leq V_{SO}^{(1)}$	Х	Х	Х	High Z	Battery backup mode

1. See Table 10 for details.


Note:


 $X = V_{IH}$  or  $V_{IL}$ ;  $V_{SO}$  = battery backup switchover voltage

## 2.1 READ mode

The M48Z129V is in the READ mode whenever  $\overline{W}$  (WRITE enable) is high and  $\overline{E}$  (chip enable) is low. The unique and ress specified by the 17 address inputs defines which one of the 131,072 bytes of data is to be accessed. Valid data will be available at the data I/O pins within  $t_{AVQV}$  (address access time) after the last address input signal is stable, providing the  $\overline{E}$  and  $\overline{G}$  access times are also satisfied. If the  $\overline{E}$  and  $\overline{G}$  access times are not met, valid data will be available after the latter of the chip enable access times ( $t_{ELQV}$ ) or output enable access time ( $t_{GLQV}$ ).

The state of the eight three-state data I/O signals is controlled by  $\overline{E}$  and  $\overline{G}$ . If the outputs are activated before  $t_{AVQV}$ , the data lines will be driven to an indeterminate state until  $t_{AVQV}$ . If the address inputs are changed while  $\overline{E}$  and  $\overline{G}$  remain active, output data will remain valid for  $t_{AXQX}$  (output data hold time) but will go indeterminate until the next address access.





Note:

Chip enable ( $\overline{E}$ ) and output enable ( $\overline{G}$ ) = low, WRITE enable ( $\overline{W}$ ) = high






Figure 5. Chip enable or output enable controlled, READ mode AC waveforms

### Table 3. READ mode AC characteristics

Symbol	Parameter <sup>(1)</sup>	M.n	Max	Unit
t <sub>AVAV</sub>	READ cycle time	85		ns
t <sub>AVQV</sub>	Address valid to output valid		85	ns
t <sub>ELQV</sub>	Chip enable low to output valid		85	ns
t <sub>GLQV</sub>	Output enable low to output valic		45	ns
t <sub>ELQX</sub> <sup>(2)</sup>	Chip enable low to output transition	5		ns
t <sub>GLQX</sub> <sup>(2)</sup>	Output enable low to output transition	5		ns
t <sub>EHQZ</sub> <sup>(2)</sup>	Chip enable high to output Hi-Z		40	ns
t <sub>GHQZ</sub> <sup>(2)</sup>	Output er all'e high to output Hi-Z		25	ns
t <sub>AXQX</sub>	Address tansition to output transition	5		ns

1. Valid for ambient one rating temperature:  $T_A = 0$  to 70 °C;  $V_{CC} = 3.0$  to 3.6 V (except where noted).

2. C<sub>L</sub> = <sup>c</sup> pr<sup>-</sup>/se<sup>-</sup>/F<sub>15</sub>...*e* 9).



### 2.2 WRITE mode

The M48Z129V is in the WRITE mode whenever  $\overline{W}$  (WRITE enable) and  $\overline{E}$  (chip enable) are active. The start of a WRITE is referenced from the latter occurring falling edge of  $\overline{W}$  or  $\overline{E}$ . A WRITE is terminated by the earlier rising edge of  $\overline{W}$  or  $\overline{E}$ . The addresses must be held valid throughout the cycle.  $\overline{E}$  or  $\overline{W}$  must return high for a minimum of t<sub>EHAX</sub> from chip enable or t<sub>WHAX</sub> from WRITE enable prior to the initiation of another READ or WRITE cycle. Data-in must be valid t<sub>DVWH</sub> prior to the end of WRITE and remain valid for t<sub>WHDX</sub> afterward.  $\overline{G}$  should be kept high during WRITE cycles to avoid bus contention; although, if the output bus has been activated by a low on  $\overline{E}$  and  $\overline{G}$  a low on  $\overline{W}$  will disable the outputs t<sub>WLQZ</sub> after  $\overline{W}$  falls.





Figure 6. WRITE enable controlled, WRITE mode AC waveform







Symbol	Parameter <sup>(1)</sup>	Min	Max	Unit
-	WRITE cycle time	85	-	
t <sub>AVAV</sub>				ns
t <sub>AVWL</sub>	Address valid to WRITE enable low	0		ns
t <sub>AVEL</sub>	Address valid to chip enable low	0		ns
t <sub>WLWH</sub>	WRITE enable pulse width	65		ns
t <sub>ELEH</sub>	Chip enable low to chip enable high	75		ns
t <sub>WHAX</sub>	WRITE enable high to address transition	5		ns
t <sub>EHAX</sub>	Chip enable high to address transition	15		ns
t <sub>DVWH</sub>	Input valid to WRITE enable high	35		ns
t <sub>DVEH</sub>	Input valid to chip enable high	35	10	۱۱S
t <sub>WHDX</sub>	WRITE enable high to input transition	0		ns
t <sub>EHDX</sub>	Chip enable high to input transition	15		ns
t <sub>WLQZ</sub> <sup>(2)(3)</sup>	WRITE enable low to output Hi-Z	.00	30	ns
t <sub>AVWH</sub>	Address valid to WRITE enable high	/5		ns
t <sub>AVEH</sub>	Address valid to chip enable high	75		ns
t <sub>WHQX</sub> (2)(3)	WRITE enable high to output transition	5		ns

Table 4. WRITE mode AC characteristics

1. Valid for ambient operating temperature:  $T_A = 0$  to 70 °C;  $V_{CC} = 3.0$  to 3.6 V (e. cupt where noted).

2.  $C_L = 5 \text{ pF}$  (see *Figure 9*).

3. If  $\overline{\mathsf{E}}$  goes low simultaneously with  $\overline{\mathsf{W}}$  going low, the outputs rem in in the high impedance state.

## 2.3 Data retention mode

With valid V<sub>CC</sub> applied the M48Z129V operates as a conventional BYTEWIDE<sup>TM</sup> static RAM. Should the supply voltage decay, the RAM will automatically deselect, write protecting itself when V<sub>CC</sub> halls between V<sub>PFD</sub> (max), V<sub>PFD</sub> (min) window. All outputs become high impedance and all inputs are treated as "Don't care".

Note:

A prover failure during a WRITE cycle may corrupt data at the current addressed location, but does not jeopardize the rest of the RAM's content. At voltages below  $V_{PFD}(min)$ , the memory will be in a write protected state, provided the  $V_{CC}$  fall time is not less than  $t_F$  The M48Z129V may respond to transient noise spikes on  $V_{CC}$  that cross into the deselect window during the time the device is sampling  $V_{CC}$ . Therefore, decoupling of the power supply lines is recommended.

When V<sub>CC</sub> drops below V<sub>SO</sub>, the control circuit switches power to the internal battery, preserving data. The internal energy source will maintain data in the M48Z129V for an accumulated period of at least 10 years at room temperature. As system power rises above V<sub>SO</sub>, the battery is disconnected, and the power supply is switched to external V<sub>CC</sub>. Deselect continues for t<sub>BEC</sub> after V<sub>CC</sub> reaches V<sub>PED</sub>(max).


For more information on battery storage life refer to the application note AN1012.




## 2.4 V<sub>CC</sub> noise and negative going transients

 $I_{CC}$  transients, including those produced by output switching, can produce voltage fluctuations, resulting in spikes on the V<sub>CC</sub> bus. These transients can be reduced if capacitors are used to store energy which stabilizes the V<sub>CC</sub> bus. The energy stored in the bypass capacitors will be released as low going spikes are generated or energy will be absorbed when overshoots occur. A ceramic bypass capacitor value of 0.1 µF (as shown in *Figure 8*) is recommended in order to provide the needed filtering.

In addition to transients that are caused by normal SRAM operation, power cycling can generate negative voltage spikes on V<sub>CC</sub> that drive it to values below V<sub>SS</sub> by as much as one volt. These negative spikes can cause data corruption in the SRAM while in battery backup mode. To protect from these voltage spikes, it is recommended to connect a Schottky diode from V<sub>CC</sub> to V<sub>SS</sub> (cathode connected to V<sub>CC</sub>, anode to V<sub>SS</sub>). Schottky diode 1N5817 is recommended for through hole and MBRS120T3 is recommended for surface mount.







#### 3 **Maximum ratings**

Stressing the device above the rating listed in the absolute maximum ratings table may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Symbol	Parameter	Value	Unit
Τ <sub>Α</sub>	Ambient operating temperature	0 to 70	°C
T <sub>STG</sub>	Storage temperature (V <sub>CC</sub> off, oscillator off)	-40 to 85	C°C
T <sub>SLD</sub> <sup>(1)</sup>	Lead solder temperature for 10 seconds	260	°C
V <sub>IO</sub>	Input or output voltages	_\` દે to 7	V
V <sub>CC</sub>	Supply voltage	-0.3 to 7	V
Ι <sub>Ο</sub>	Output current	20	mA
PD	Power dissipation	1	W

Table 5. Ab	solute m	naximum	ratings
-------------	----------	---------	---------

1. Soldering temperature of the IC leads is to not exceed 260 °C for 10 seconds. Furthermore, the devices shall not be exposed to IR reflow nor preheat cycles (as per prined as part of wave soldering). ST recommends the devices be hand-soldered or placed in sockets to avoid heat damage to the batteries.

Caution:

Negative undershoots below -0.3 V are not clowed on any pin while in the battery backup mode. obsolete Productls



## 4 DC and AC parameters

This section summarizes the operating and measurement conditions, as well as the DC and AC characteristics of the device. The parameters in the following DC and AC characteristic tables are derived from tests performed under the measurement conditions listed in the relevant tables. Designers should check that the operating conditions in their projects match the measurement conditions when using the quoted parameters.

### Table 6. Operating and AC measurement conditions


Parameter				
Supply voltage (V <sub>CC</sub> )	3.0 to 3.6	V		
Ambient operating temperature (T <sub>A</sub> )	0 to 70	C°C		
Load capacitance (C <sub>L</sub> )	50	pF		
Input rise and fall times	≤ 5	ns		
Input pulse voltages	0 to 5	V		
Input and output timing ref. voltages	0.5	V		

Note:

insol

Output Hi-Z is defined as the point where data is no longer driven.

### Figure 9. AC testing load circuit



1. 55 pF for M48Z129V (3.3 V).

### Table 7. Capacitance

Symbol	Parameter <sup>(1)(2)</sup>	Min	Max	Unit
C <sub>IN</sub>	Input capacitance	-	10	pF
C <sub>IO</sub> <sup>(3)</sup>	Input / output capacitance	-	10	pF

1. Effective capacitance measured with power supply at 5 V; sampled only, not 100% tested.

2. At 25 °C, f = 1 MHz.

3. Outputs deselected.




Parameter	Test condition <sup>(1)</sup>	Min	Max	Un
akage current	$0 V \le V_{IN} \le V_{CC}$		±1	μ
leakage current	$0 V \le V_{OUT} \le V_{CC}$	1	±1	μ
current	Outputs open		50	m
current (standby) TTL	$\overline{E} = V_{IH}$		4	m
current (standby) CMOS	$\overline{E} = V_{CC} - 0.2 V$		3	m
w voltage		-0.3	0.6	V
gh voltage		2.2	V <sub>CC</sub> + 0.3	١
low voltage	I <sub>OL</sub> = 2.1 mA		0.4	
high voltage	I <sub>OH</sub> = -1 mA	2.2	10	11
	soler			
*(5)	obsoler			
<i><i>Ptod</i></i>	Jucils	ucils) obsolete	ucils) - obsolete	IoL         IoC         IoC           a         IoH         0.4         0.4           a         IoH         -1 mA         2.2   Frature: T <sub>A</sub> = 0 to 70 °C; V <sub>CC</sub> = 3.0 to 3.6 V (except where noted).

#### Table 8. **DC** characteristics

14/20





#### Power down/up mode AC waveforms Figure 10.

Table 9.	Power down/u	o AC characteristics
----------	--------------	----------------------

Symbol	Parameter <sup>(1)</sup>	Min	Max	Unit
t <sub>F</sub> <sup>(2)</sup>	V <sub>PFD</sub> (max) to V <sub>PFD</sub> (min) V <sub>CC</sub> fall time			μs
t <sub>FB</sub> <sup>(3)</sup>	V <sub>PFD</sub> (min) to V <sub>SS</sub> V <sub>CC</sub> fall time	150		μs
t <sub>R</sub>	V <sub>PFD</sub> (min) to V <sub>PFD</sub> (max) V <sub>CC</sub> rise time	10		μs
t <sub>RB</sub>	$V_{SS}$ to $V_{PFD}$ (min) $V_{CC}$ rise time	1		μs
t <sub>WPT</sub>	Write protect time	40	250	μs
t <sub>REC</sub>	V <sub>PFD</sub> (max) to RST high	40	200	ms

1. Valid for ambient operating temp.  $r_{a}$  +ur.:  $T_{A} = 0$  to 70 °C;  $V_{CC} = 3.0$  to 3.6 V (except where noted).

 $V_{PFD}$  (max) to  $V_{PFD}$  (min) fail in a of less than t<sub>F</sub> may result in deselection/write protection not occurring until 200 µs after  $V_{CC}$  passes  $V_{PFD}$  (min). 2.

3.  $V_{\text{PFD}}$  (min) to  $V_{\text{SS}}$  fail une of less than  $t_{\text{FB}}$  may cause corruption of RAM data.

#### Power down/up trip points DC characteristics Table 10

Symbol	Parameter <sup>(1)(2)</sup>	Min	Тур	Max	Unit
V <sub>PFD</sub>	Power-fail deselect voltage	2.7	2.9	3.0	V
V <sub>SO</sub>	Battery backup switchover voltage		2.45		V
t <sub>DR</sub> <sup>(3)</sup>	Expected data retention time	10			Years

1. All voltages referenced to V<sub>SS</sub>.


2. Valid for ambient operating temperature:  $T_A = 0$  to 70 °C;  $V_{CC} = 3.0$  to 3.6 V (except where noted).

3. At 25 °C,  $V_{CC} = 0 V$ .



# 5 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK<sup>®</sup> packages, depending on their level of environmental compliance. ECOPACK<sup>®</sup> specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK<sup>®</sup> is an ST trademark.






Note: Drawing is not to scale.

### Table 11. PMDIP32 - 32-pin plastic DIP, package mechanical data

	· · · · · · · · · · · · · · · · · · ·						
	Symb		mm			inches	
	Symb	тур	Min	Max	Тур	Min	Max
			9.27	9.52		0.365	0.375
	A1		0.38	-		0.015	-
10	В		0.43	0.59		0.017	0.023
c01	С		0.20	0.33		0.008	0.013
~03	D		42.42	43.18		1.670	1.700
0	E		18.03	18.80		0.710	0.740
	e1		2.29	2.79		0.090	0.110
	e3	38.1			1.5		
	eA		14.99	16.00		0.590	0.630
	L		3.05	3.81		0.120	0.150
	S		1.91	2.79		0.075	0.110
	N		32			32	



# 6 Part numbering



blank = ECOPACK<sup>®</sup> , na. kage, tubes

1. Device is not recommended for new design. Contact local ST sales office for availability.

Fc  $c_2$  ther options, or for more information on any aspect of this device, please contact the ST sales office nearest you.




050

## 7 Environmental information



obsolete Product(s)



This product contains a non-rechargeable lithium (lithium carbon monofluoride chemistry) button cell battery fully encapsulated in the final product.

Recycle or dispose of batteries in accordance with the battery manufacturer's instructions and local/national disposal and recycling regulations.

18/20



# 8 Revision history

Table 13.	Document revision	history
-----------	-------------------	---------

	Date	Revision	Changes
	Dec-1999	1	First issue
	30-Mar-2000	2	From preliminary data to datasheet
	20-Jun-2000	2.1	t <sub>GLQX</sub> changed for M48Z129Y ( <i>Table 3</i> )
	14-Sep-2001	3	Reformatted; temperature information added to tables ( <i>Table 7, 8, 3, 4, 9, 10</i> )
	29-May-2002	3.1	Add countries to disclaimer
	02-Apr-2003	4	v2.2 template applied; test condition updated (Table 10)
	18-Feb-2005	5	Reformatted; IR reflow update (Table 5)
	22-Apr-2010	6	Updated Table 11, 12, footnote 1 of Table 5; added Lowowck <sup>®</sup> text to Section 5; reformatted document.
	23-Jun-2010	7	Updated <i>Features</i> , <i>Table 11</i> ; added <i>Section 7</i> . <i>Environmental information</i> ; minor textual changes.
	26-Sep-2011	8	Devices are not recommended for new design (updated cover page, <i>Table 12</i> ); updated footnote of <i>Table 5: Absolute maximum ratings</i> ; updated <i>Section 7: Environmental information</i> ; removed M48Z129Y.
obsole	tepro	duc	(S) 003



#### **Please Read Carefully:**

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidia. ec (ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and ser ice's doscribed herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and solvices described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property tion to s granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a licer seigrant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a tria ranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein or considered as a tria ranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained to the trian to the trian the trian the trian trian the trian tri

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR BALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOP A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED N WITING BY TWO AUTHORIZED ST REPRESENTATIVES, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRCD JC 'S OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PF OP SATY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of S. p of ucts with provisions different from the statements and/or technical features set forth in this document shall immediately void any war any granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability, or ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2011 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

20/20

Doc ID 5716 Rev 8

