INCH-POUND
MIL-M-38510/210E
27 March 2006
SUPERSEDING
MIL-M-38510/210D
16 May 1986

#### MILITARY SPECIFICATION

MICROCIRCUIT, DIGITAL, 16,384 BIT SCHOTTKY, BIPOLAR, PROGRAMMABLE READ-ONLY MEMORY (PROM), MONOLITHIC SILICON

Inactive for new design after 24 July 1995

This specification is approved for use by all Departments and Agencies of the Department of Defense.

The requirements for acquiring the product herein shall consist of this specification sheet and MIL-PRF 38535.

#### 1. SCOPE

- 1.1 <u>Scope.</u> This specification covers the detail requirements for monolithic silicon, programmable read-only memory (PROM) microcircuits which employ thin film nichrome (NiCr) resistors, platinum-silicide, tungsten (W), titanium-tungsten (TiW) or zapped vertical emitter as the fusible link or programming element. Two product assurance classes and a choice of case outlines and lead finishes are provided and are reflected in the complete part number. For this product, the requirements of MIL-M-38510 have been superseded by MIL-PRF-38535, (see 6.4).
  - 1.2 Part or Identifying Number (PIN). The PIN is in accordance with MIL-PRF-38535, and as specified herein.
  - 1.2.1 <u>Device types.</u> The device types are as follows:

Device type	<u>Circuit</u>	Access times (ns)
01	2048 words/8 bits per word PROM with uncommitted collector	100, 50
02	2048 words/8 bits per word PROM with active pull-up and a third high-impedance state output	100, 50
03	2048 words/8 bits per word PROM with uncommitted collector	55, 30
04	2048 words/8 bits per word PROM with active pull-up And a third high-impedance state output	55, 30
05	4096 words/4 bits per word PROM with active pull-up and a third high-impedance state output	80, 40

- 1.2.2 Device class. The device class is the product assurance level as defined in MIL-PRF-38535.
- 1.2.3 <u>Case outlines.</u> The case outlines are as designated in MIL-STD-1835 and as follows:

Outline letter	Descriptive designator	<u>Terminals</u>	Package style
J	GDIP1-T24 or CDIP2-T24	24	Dual-in-line
K	GDFP2-F24 or CDFP3-F24	24	Flat pack
R	GDIP1-T20 or CDIP2-T20	20	Dual-in-line
L	GDIP3-T24 or CDIP4-T24	24	Dual-in-line
3	CQCC1-N28	28	Square leadless chip carrier

Comments, suggestions, or questions on this document should be addressed to: Commander, Defense Supply Center Columbus, ATTN: DSCC-VAS, P. O. Box 3990, Columbus, OH 43218-3990, or emailed to mailto:memory@dla.mil . Since contact information can change, you may want to verify the currency of this address information using the ASSIST Online database at <a href="http://assist.daps.dla.mil">http://assist.daps.dla.mil</a>

AMSC N/A FSC 5962

#### MIL-M-38510/210E

### 1.3 Absolute maximum ratings.

Supply voltage range Input voltage range Storage temperature range Lead temperature (soldering, 10 seconds).  Thermal resistance, junction to case (θ <sub>JC</sub> ): 1/ Cases J, L, and R. Case K Case 3  Output voltage range. Output sink current Maximum power dissipation (P <sub>D</sub> ) 3/ Maximum,unction temperature (T <sub>J</sub> ) 4/  1.4 Recommended operating conditions.	-1.5 V dc at -10 mA to +5.5 V dc -65°C to +150°C +300°C 40°C/W maximum 60°C/W maximum 0.08°C/W maximum 2/ -0.5 V dc to +V <sub>CC</sub> 100 mA 1.02 W
Supply voltage	+4.5 V dc minimum to +5.5 V dc maximum
Minimum high-level input voltage (V <sub>IH</sub> )	2.0 V dc
Maximum low-level input voltage (V <sub>IL</sub> )	0.8 V dc
Normalized fanout (each output)	8 mA <u>5</u> /
Case operating temperature range (T <sub>C</sub> )	-55 °C to +125 °C

#### 2. APPLICABLE DOCUMENTS

2.1 <u>General.</u> The documents listed in this section are specified in sections 3, 4, or 5 of this specification. This section does not include documents cited in other sections of this specification or recommended for additional information or as examples. While every effort has been made to ensure the completeness of this list, document users are cautioned that they must meet all specified requirements of documents cited in sections 3, 4, or 5 of this specification, whether or not they are listed.

### 2.2 Government documents.

2.2.1 <u>Specifications and Standards</u>. The following specifications and standards form a part of this specification to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

#### DEPARTMENT OF DEFENSE SPECIFICATIONS

MIL-PRF-38535 - Integrated Circuits (Microcircuits) Manufacturing, General Specification for.

### DEPARTMENT OF DEFENSE STANDARDS

MIL-STD-883 - Test Method Standard for Microelectronics.

MIL-STD-1835 - Interface Standard Electronic Component Case Outline

<sup>1/</sup> Heat sinking is recommended to reduce the junction temperature.

<sup>2/</sup> When a thermal resistance value is included in MIL-STD-1835, it shall supersede the value stated herein.

<sup>3/</sup> Must withstand the added P<sub>D</sub> due to short circuit test (e.g. l<sub>OS</sub>).

<sup>4/</sup> Maximum junction temperature shall not be exceeded except for allowable short circuit duration burn-in screening conditions per method 5004 of MIL-STD-883.

<sup>5/ 16</sup> mA for circuits A, B, D, F, H, and I devices.

#### MIL-M-38510/210E

(Copies of these documents are available online at\_http://assist.daps.dla.mil/quicksearch/or http://assist.daps.dla.mil\_or from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

2.3 <u>Order of precedence.</u> In the event of a conflict between the text of this specification and the references cited herein, the text of this document takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

### 3. REQUIREMENTS

- 3.1 <u>Qualification</u>. Microcircuits furnished under this specification shall be products that are manufactured by a manufacturer authorized by the qualifying activity for listing on the applicable qualified manufacturers list before contract award (see 4.3 and 6.3).
- 3.2 <u>Item requirements</u>. The individual item requirements shall be in accordance with MIL-PRF-38535 and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein.
- 3.3 <u>Design, construction, and physical dimensions.</u> The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein.
  - 3.3.1 Terminal connections. The terminal connections shall be as specified on figure 1.
  - 3.3.2 Truth table
- 3.3.2.1 <u>Unprogrammed devices</u>. The truth table for unprogrammed devices for contracts involving no altered itme drawing shall be as specified on figure 2. When required in groups A, B, or C (see 4.4), the devices shall be programmed by the manufacturer prior to test in a checkerboard pattern (a minimum of 50 percent of the total number of bits programmed) or to any altered item drawing pattern which includes at least 25 percent of the total number of bits programmed.
- 3.3.2.2 <u>Programmed devices.</u> The truth table for programmed devices shall be as specified by the altered item drawing.
  - 3.3.3 Functional block diagram. The functional block diagram shall be as specified on figure 3.
  - 3.3.4 Case outlines. The case outlines shall be as specified in 1.2.3.
- 3.4 <u>Lead material and finish</u>. The lead material and finish shall be in accordance with MIL-PRF-38535 (see 6.6).
- 3.5 <u>Electrical performance characteristics</u>. The electrical performance characteristics are as specified in table I, and apply over the full recommended case operating temperature range, unless otherwise specified.
- 3.6 <u>Electrical test requirements</u>. The electrical test requirements shall be as specified in table II, and where applicable, the altered item drawing. The electrical tests for each subgroup are described in table III.
  - 3.7 Marking. Marking shall be in accordance with MIL-PRF-38535.

TABLE I. Electrical performance characteristics.

Test	Symbol	Conditions 1/	Device	Lir	nits	Unit
		-55°C ≤ T <sub>C</sub> ≤ +125°C	type	Min	Max	
High-level output voltage	Vон	$V_{CC} = 4.5 \text{ V};$ $I_{OH} = -2 \text{ mA};$ $V_{IH} = 2.0 \text{ V};$ $V_{IL} = 0.8 \text{ V}$	02,04,05	2.4		V
Low-level output voltage	V <sub>OL</sub>	$V_{CC} = 4.5 \text{ V};$ $I_{OL} = 8 \text{ mA}; \ \underline{2}/$ $V_{IH} = 2.0 \text{ V};$ $V_{IL} = 0.8 \text{ V}$	01,02 03,04,05		0.5	V
Input clamp voltage	V <sub>IC</sub>	$V_{CC} = 4.5 \text{ V};$ $I_{IN} = -10 \text{ mA};$ $T_{C} = 25^{\circ}\text{C}$	01,02 03,04,05		-1.5	V
Maximum collector cut-off current	I <sub>CEX</sub>	V <sub>CC</sub> = 5.5 V; V <sub>O</sub> = 5.2 V	01,03		100	μΑ
High-impedance (off-state) output high current	I <sub>OHZ</sub>	$V_{CC} = 5.5 \text{ V};$ $V_0 = 5.2 \text{ V}$	02,04,05		100	μΑ
High-impedance (off-state) output low current	I <sub>OLZ</sub>	$V_{CC} = 5.5 \text{ V};$ $V_0 = 0.5 \text{ V}$	02,04,05		-100	μΑ
High-level input current	I <sub>IH</sub>	V <sub>CC</sub> = 5.5 V; V <sub>IN</sub> = 5.5 V	01,02 03,04,05		50	μΑ
Low-level input current	I <sub>IL</sub>	V <sub>CC</sub> = 5.5 V; V <sub>IN</sub> = 0.5 V	01,02 03,04,05		-250	μΑ
Short circuit output current	los	$V_{CC} = 5.5 \text{ V};$ $V_0 = 0.0 \text{ V } 3/$	02,04,05	-10	-100	mA
Supply current	I <sub>CC</sub>	$V_{CC} = 5.5 \text{ V};$ $V_{IN} = 0;$ outputs = open	01,02 03,04,05		185	mA
Propagation delay time,	t <sub>PHL1</sub>	$V_{CC} = 4.5 \text{ V}$	01,02		100	ns
high-to-low level logic,		and 5.5 V;	03,04		55	
address to output		C <sub>L</sub> = 30 pF	05		80	
Propagation delay time,	t <sub>PLH1</sub>	(see figure 4)	01,02	1	100	ns
low-to-high level logic, address to output			03,04	+	55	
Propagation delay time,	4	<del>- </del>	05	-	80 50	
high-to-low level logic,	t <sub>PHL2</sub>		01,02 03,04	+	30	ns
enable to output			05,04	+	40	
Propagation delay time,	t <sub>PLH2</sub>		01,02	+	50	ns
low-to-high level	ירנח2		03,04	†	30	110
logic, enable to output			05	1	40	

<sup>1/</sup> Complete terminal conditions shall be specified in table III.

 $<sup>\</sup>underline{2}$ / I<sub>OL</sub> = 16 mA for circuits A, B, D, F, H, I, and J.

 $<sup>\</sup>underline{3}$ / Not more than one output shall be grounded at one time. Output shall be at high logic level prior to test.

TABLE II. Electrical test requirements.

	Subgroups (see table III) $\frac{1}{2}, \frac{2}{3}$						
MIL-PRF-38535	Class S	Class B					
test requirements	devices	devices					
Interim electrical parameters	1	1					
Final electrical test parameters	1*, 2, 3, 7*,	1*, 2, 3,					
for unprogrammed devices	8	7*, 8					
Final electrical test parameters	1*, 2, 3, 7*	1*, 2, 3, 7*,					
for programmed devices	8, 9, 10, 11	8, 9,					
Group A test requirements	1, 2, 3, 7, 8,	1, 2, 3, 7, 8					
	9, 10, 11	9, 10, 11					
Group B end-point electrical parameters	1, 2, 3, 7, 8,	N/A					
subgroup 5	9, 10, 11						
Group C end-point electrical	1, 2, 3, 7, 8,	1, 2, 3, 7, 8					
parameters	9, 10, 11						
Group D test requirements	1, 2, 3, 7, 8	1, 2, 3, 7, 8					

- 1/ \* PDA applies to subgroups 1 and 7.
- 2/ Any or all subgroups may be combined when using high-speed testers.
- 3/ Subgroups 7 and 8 shall consist of verifying the pattern specified.
- 3.8 <u>Processing options</u>. Since the PROM is an unprogrammed memory capable of being programmed by either the manufacturer or the user to result in a wide variety of configurations, two processing options are provided for selection in the contract, using an altered item drawing.
- 3.8.1 <u>Unprogrammed PROM delivered to the user</u>. All testing shall be verified through group A testing as defined in 3.3.2.1, table II, and table III. It is recommended that users perform subgroups 7 and 9 after programming to verify the specific program configuration.
- 3.8.2 <u>Maunufacturer-programmed PROM delivered to the user</u>. All testing requirements and quality assurance provisions herein, including the requirements of the altered item drawing, shall be satisfied by the manufacturer prior to delivery.
- 3.9 <u>Microcircuit group assignment.</u> The devices covered by this specification shall be in microcircuit group number 14 (see Appendix A MIL-PRF-38535.)

### 4. VERIFICATION

- 4.1 <u>Sampling and inspection.</u> Sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not effect the form, fit, or function as described herein.
- 4.2 <u>Screening.</u> Screening shall be in accordance with MIL-PRF-38535 and shall be conducted on all devices prior to qualification and quality conformance inspection. The following additional criteria shall apply:
  - a. The burn-in test duration, test condition, and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The burn-in test circuit shall be maintained under document control by the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015 of MIL-STD-883
  - b. Interim and final electrical test parameters shall be as specified in table II, except interim electrical parameters test prior to burn-in is optional at the discretion of the manufacturer.
  - c. Additional screening for space level product shall be as specified in MIL-PRF-38535, appendix B.
  - d. Class B devices processed to an altered item drawing may be programmed either before or after burn-in at the manufacturer's discretion. The required electrical testing shall include, as a minimum, the final electrical tests for programmed devices as specified in table II herein. Class S devices processed by the manufacturer to an altered item drawing shall be programmed prior to burnin.
  - 4.3 Qualification inspection. Qualification inspection shall be in accordance with MIL-PRF-38535.
- 4.4 <u>Technology Conformance inspection (TCI)</u>. Technology conformance inspection shall be in accordance with MIL-PRF-38535 and as specified herein for groups A, B, C, and D inspections (see 4.4.1 through 4.4.4).
- 4.4.1 <u>Group A inspection.</u> Group A inspection shall be in accordance with table III of MIL-PRF-38535 and as follows:
  - a. Electrical test requirements shall be as specified in table II herein.
  - b. Subgroups 4, 5, and 6 shall be omitted.
  - c. For unprogrammed devices, a sample shall be be selected to satisfy programmability requirements prior to performing subgroups 9, 10, and 11. Twelve devices shall be submitted to programming (see 3.3.2.1). If more than 2 devices fail to program, the lot shall be rejected, At the manufacturer's option, the sample may be increased to 24 total devices with no more than 4 total device failures allowed.
  - d. For unprogrammed devices, 10 devices from the programmability sample shall be submitted to the requirements of group A, subgroups 9, 10, and 11. If more than two total devices fail in all three subgroups, the lot shall be rejected. At the manufacturer's option, the sample may be increased to 20 total devices with no more that 4 total device failures allowed.

- 4.4.2 <u>Group C inspection.</u> Group C inspection shall be in accordance with table IV of MIL-PRF-38535 and as follows:
  - a. End-point electrical parameters shall be as specified in table II herein.
  - b. The steady-state life test duration, test condition, and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The burnin test circuit shall be maintained under document control by the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005 of MIL-STD-883.
  - c. For qualification, at least 50 percent of the sample selected for testing in subgroup 1 shall be programmed (see 3.3.2). For quality conformance inspection, the programmability sample (see 4.4.1c) shall be included in the subgroup 1 tests.
- 4.4.3 <u>Group D inspection.</u> Group D inspection shall be in accordance with table V of MIL-PRF-38535. Endpoint electrical parameters shall be as specified in table II herein.
  - 4.5 Methods of inspection. Methods of inspection shall be specified and as follows:
- 4.5.1 <u>Voltage and current.</u> All voltages given are referenced to the microcircuit ground terminal. Currents given are conventional and positive when flowing into the referenced terminal.
- 4.6 <u>Programming procedure identification.</u> The programming procedure to be utilized shall be identified by the manufacturer's circuit designator. The circuit designator is cross referenced in 6.5 herein with the manufacturer's symbol.

- 4.7 <u>Programming procedure for circuit A</u>. The programming characteristics of table IVA and the following procedures shall be used for programming the device.
  - a. Connect the device in the electrical configuration for programming. The waveforms on figure 5A and the programming characteristics of table IVA shall apply to these procedures.
  - b. Address the PROM with the binary address of the selected word to be programmed. Address inputs are TTL compatible. An open circuit shall not be used to address the PROM.
  - c. Apply  $V_{\text{PL}}$  voltage to  $V_{\text{CC}}$ .
  - d. Bring the CE  $_{\rm X}$  inputs high and the CE $_{\rm X}$  inputs low to disable the device. The chip enables are TTL compatible. An open circuit shall not be used to disable the device.
  - e. Disable the programming circuitry by applying a voltage of V<sub>OPD</sub> to the outputs of the PROM.
  - f. Raise  $V_{CC}$  to  $V_{PH}$  with rise time less than or equal to  $t_{TLH}$ .
  - g. After a delay equal to or greater than t<sub>D1</sub>, apply only one pulse with amplitude of V<sub>OPE</sub> and duration of t<sub>P</sub> to the output selected for programming. Note that the PROM is supplied with fuses intact, which generates an output high. Programming a fuse will cause the output to go low.
  - h. Lower V<sub>CC</sub> to V<sub>PL</sub> following a delay of t<sub>D2</sub> from programming enable pulse applied to an output.
  - i. Enable the PROM for verification by applying  $V_{IL}$  to  $\overline{CE}_X$  and  $V_{IH}$  to  $CE_X$ .
  - j. Apply  $V_{\text{PHV}}$  to  $V_{\text{CC}}$  and verify bit is programmed.
  - k. Repeat 4.7a through 4.7j for all other bits to be programmed in the PROM.
  - I. If any bit does not verify as programmed, it shall be considered a programming reject.
- 4.8 <u>Programming procedure for circuit B</u>. The programming characteristics of table IVB and the following procedures shall be used for programming the device.
  - a. Connect the device in the electrical configuration for programming. The waveforms on figure 5B and the programming characteristics of table IVB shall apply to these procedures.
  - b. Apply  $V_{IH}$   $\overline{CE}_1$  and the binary address of the PROM word to be programmed. Raise  $V_{CC}$  to  $V_{CCP}$ .
  - c. After a  $t_D$  delay, apply only one  $V_{OP}$  to the output to be programmed high. Apply  $V_{OP}$  to one output at a time.
  - d. After a  $t_D$  delay, a pulse  $\overline{CE}_1$  to a  $V_{IL}$  level for a duration of  $t_P$ .
  - e. After  $t_P$  and a  $t_D$  delay, remove  $V_{OP}$  from the programmed output.
  - f. Other bits in the same word may be programmed sequentially while the  $V_{CC}$  input is at the  $V_{CCP}$  level by applying  $V_{OP}$  pulses to each output to be programmed and pulsing  $\overline{CE}_1$  to the  $V_{IL}$  level, allowing for proper delays between  $V_{OP}$  and  $\overline{CE}_1$ .
  - g. Repeat 4.8b through 4.8e for all bits to be programmed.
  - h. To verify programming, lower  $V_{CCP}$  to  $V_{CC}$ . Connect a 10 k $\Omega$  resistor between each output and  $V_{CC}$ . Apply  $V_{IL}$  to  $\overline{CE}_1$  input. The programmed outputs should remain in the high state and the unprogrammed outputs should go to the low level.

#### MIL-M-38510/210E

- i. If any bit does not verify as programmed, it shall be considered a programming reject.
- 4.9 <u>Programming procedures for circuit C, device types 02 and 04.</u> The programming characteristics of table IVC and the following procedures shall be used for programming device types 02 and 04.
  - a. Connect the device in the electrical configuration for programming. The waveforms on figure 5C, device types 02 and 04, and the programming characteristics of table IVC, device types 02 and 04, shall apply to these procedures.
  - b. Terminate all device outputs with a 10 k $\Omega$  resistor to  $V_{CC}$ . Apply  $V_{IH}$  to  $CE_1$ .
  - c. Address the PROM with the binary address of the selected word to be programmed. Raise  $V_{CC}$  to  $V_{CCP}$ .
  - d. After a  $t_D$  delay (10  $\mu$ s), apply only one  $V_{OUT}$  pulse to the output to be programmed. Program one output at a time.
  - e. After a  $t_D$  delay (10  $\mu$ s), pulse  $\overline{CE}_1$  input to logic "0" for a duration of  $t_P$ .
  - f. After a  $t_D$  delay (10  $\mu$ s), remove the  $V_{OUT}$  pulse from the programmed output. (Programming a fuse will cause the output to go to a high-level logic in the verify mode.)
  - g. Other bits in the same word may be programmed sequentially while the  $V_{CC}$  input is at the  $V_{CCP}$  level by applying  $V_{OUT}$  pulses to each output to be programmed allowing a delay to  $t_D$  between pulses as shown on figure 5C.
  - h. Repeat 4.9b through 4.9g for all other bits to be programmed.
  - i. To verify programming, after  $t_D$  (10  $\mu$ s) delay, lower  $V_{CC}$  to  $V_{CCH}$  and apply a logic "0" level to  $CE_1$  input. The programmed output should remain in the "1" state. Again, lower  $V_{CC}$  to  $V_{CCL}$  and verify that the programmed output remains in the "1" state.
  - j. If any bit does not verify as programmed, it shall be considered a programming reject.
- 4.10 <u>Programming procedures for circuit C, device type 05</u>. The programming characteristics of table IVC, device type 05, and the following procedures shall be used for programming the device.
  - a. Connect the device in the electrical configuration for programming. The output pins shall be terminated with a 10 k $\Omega$  resistor to GND and bypass VCC to GND with a 0.01  $\mu$ F capacitor. The waveforms on figure 5C, device type 05, and the programming characteristics of table IVC, device type 05, shall apply to these procedures.
  - b. Disable the device by applying  $V_{IH}$  to  $\overline{CE}_2$  input and  $V_{IL}$  to  $\overline{CE}_1$ . The chip enable pins are TTL compatible.
  - c. Apply V<sub>IL</sub> to all other pins.
  - d. Address the PROM with the binary address of the selected word to be programmed and reset  $T_P$  = 5  $\mu$ s. Address inputs are TTL compatible.
  - e. After a delay of  $TD_1$ , raise the  $V_{CC}$  pin to  $V_{CCP}$ .
  - f. After a delay of TD<sub>2</sub>, raise the corresponding output pin to V<sub>OPF</sub>.
  - g. After a delay of  $TD_3$ , lower  $\overline{CE}_2$  to  $V_{IL}$  for a duration of  $T_P$  and simultaneously lower the output to  $V_{IL}$  and wait  $TD_4$ .

- h. Return the CE 2 to VIH.
- i. Wait TD<sub>5</sub> and lower V<sub>CC</sub> to V<sub>CCV</sub>.
- j. Wait  $TD_6$  and lower  $\overline{CE}_2$  to  $V_{IL}$  for the duration to  $T_V$ .
- k. A properly blown fuse will read VOL and unblown fuse will read VOH.
  - 1. If the fuse is blown, go to n.
  - 2. If the fuse is unblown, go to 1.
- I. If  $T_P$  is less than 30  $\mu$ s, increment  $T_P$  by 5  $\mu$ s and go to e. If  $T_P$  is  $\geq$  5  $\mu$ s go to m.
- m. If  $T_P$  is  $\geq 30~\mu s$ , the device is a reject.
- n. After a delay of TD<sub>7</sub>, select the next output or address to be programmed.
- o. Repeat steps 4.10d through 4.10k until all required addresses are programmed.
- p. To verify the program keep  $V_{CC}$  pin at  $V_{CCV}$ . Apply  $V_{IL}$  to  $\overline{CE}_2$ . The programmed fuse will go to the low level and unblown fuse shall remain in the high level.
- 4.11 <u>Programming procedures for circuit D</u>. The programming characteristics on table IVD, and the following procedures shall be used for programming the device.
  - a. Connect the device in the electrical configuration for programming. The waveforms on figure 5D and the programming characteristics of table IVD shall apply to these procedures.
  - b. Select the word to be programmed by applying the appropriate voltages to the address pins as well as the required voltages to chip enable pins to select the device.
  - c. Apply the proper power,  $V_{CC} = 6.5 \text{ V}$ , GND = 0 V.
  - d. Verify that the bit to be programmed is in the "0" logic state.
  - e. Enable the chip for programming by application of the chip enable voltage,  $V_{P(CE1)} = 21.0 \text{ V}$  to  $\overline{CE}_1$  (pin 20).  $CE_2$  and  $CE_3$  should be left high.
  - f. Apply I<sub>OP</sub> programming current ramp to the output to be programmed. The other outputs shall be left open. Only one output may be programmed at a time. During the rise of the current ramp, the required current will be achieved to program the junction. As programming occurs a drop in voltage can be sensed at the output of the device. Upon detection of V<sub>PS</sub>, the current shall be held for t<sub>hap</sub> and then shut off.
  - g. Verify that the programmed bit is in the "1" logic state. Lower V<sub>P(CE1)</sub> to 0 V and read the output.

Note: The PROM is supplied with fuses generating a low-level logic output. Programming a fuse will cause the output to go to a high-level logic in the verify mode.

- h. Lower V<sub>CC</sub> to 0 V. The power supply duty cycle shall be equal to or less than 50 percent.
- i. If the bit verifies as not having been programmed at  $V_{CC} = 6.5$  V, then repeat the programming ramp sequence up to 15 times until the bit is programmed. If after 16 programming attempts, the bit does not program, then the device shall be considered a reject.

- j. If the bit verifies as having been programmed at  $V_{CC} = 6.5 \text{ V}$ , then one of the following two conditions shall be followed:
  - (1) If the current required to program was less than  $I_{OP(max)}$ , then proceed to step 1.
  - (2) If the current required to program was equal to or greater than IOP(max), then the device shall be considered a reject and no further attempts at programming other bits shall be attempted.
- k. Repeat 4.11a through 4.11j for all other bits to be programmed.
- I. If any bit does not verify as programmed, it shall be considered a programming reject.
- 4.12 <u>Programming procedures for circuit E</u>. The programming characteristics for this device have been discontinued.
- 4.13 <u>Programming procedures for circuit F</u>. The programming characteristics on table IVF and the following procedures shall be used for programming the devices:
  - a. Connect the device in the electrical configuration for programming. The waveforms on figure 5F and the programming characteristics of table IVF shall apply to these procedures.
  - b. Raise V<sub>CC</sub> to 5.5 V.
  - Address the PROM with binary address of the selected word to be programmed. Address inputs are TTL compatible.
  - d. Disable the chip by applying  $V_{IH}$  to the  $\overline{CE}$  inputs and  $V_{IL}$  to the CE inputs. The chip enable inputs are TTL compatible.
  - e. Apply the V<sub>PP</sub> pulse to the programming pin  $\overline{CE}_1$ . In order to insure that the output transistor is OFF before increasing voltage on the output pin, the program pins voltage pulse shall precede the output pins programming pulse by T<sub>D1</sub> and leave after the programming pins programming pulse by T<sub>D2</sub> (see figure 5F).
  - f. Apply one V<sub>OUT</sub> pulse with duration of t<sub>P</sub> to the output selected for programming. The outputs shall be programmed one output at a time, since internal decoding circuitry is capable of sinking only one unit of programming current at a time.

Note: The PROM is supplied with fuses generating a high-level logic output. Programming a fuse will cause the output to go to a low-level logic in the verify mode.

- g. Other bits in the same word may be programmed sequentially by applying V<sub>OUT</sub> pulses to each output to be programmed.
- h. Repeat 4.13b through 4.13g for all other bits to be programmed.
- i. Enable the chip by applying  $V_{IL}$  to the  $\overline{CE}$  inputs and  $V_{IH}$  to the CE inputs, and verify the program. Verification may check for a low output by requiring the device to sink 12 mA at  $V_{CC} = 4.2$  V and 0.2 mA at  $V_{CC} = 6.2$  V at  $T_C = 25$ °C.
- j. If any bit does not verify as programmed, it shall be considered a programming reject.

- 4.14 <u>Programming procedures for circuit G</u>. The programming characteristics on table IVG and the following procedures shall be used for programming the devices:
  - a. Connect the device in the electrical configuration for programming. The waveforms on figure 5G and the programming characteristics of table IVG shall apply to these procedures.
  - b. Select the desired word by applying high or low levels to the appropriate address inputs. Disable the device by applying a high level to one or more 'active low' chip Enable inputs. NOTE: Address and Enable inputs must be driven with TTL logic levels during programming and verification.
  - c. Increase  $V_{CC}$  from nominal to  $V_{CCP}$  (10.5  $\pm$ 0.5 V) with a slew rate limit of  $I_{RR}$  (1.0 to 10.0 V/ $\mu$ s). Since  $V_{CC}$  is the source of the current required to program the fuse as well as the  $I_{CC}$  for the device at the programming voltage, it must be capable of supplying 750 mA at 11.0 V.
  - d. Select the output where a logical high is desired by raising that output voltage to  $V_{OP}$  (10.5  $\pm$ 0.5 V). Limit the slew rates to  $I_{RR}$  (1.0 to 10.0 V/ $\mu$ s). This voltage change may occur simultaneously with the  $V_{CC}$  increase to  $V_{CCP}$ , but must not precede it. It is critical that only one output at a time be programmed since the internal circuits can only supply programming current to one bit at a time. Outputs not being programmed must be left open or connected to a high impedance source of 20 k $\Omega$  minimum (remember that the outputs of the device are disabled at this time).
  - e. Enable the device by taking the chip Enable(s) to a low level. This is done with a pulse PWE for 10  $\mu$ s. The 10  $\mu$ s duration refers to the time that the circuit (device) is enabled. Normal input levels are used and rise and fall times are not critical.
  - f. Verify that the bit has been programmed by first removing the programming voltage from the output and then reducing  $V_{CC}$  to 5.0 V ( $\pm 0.25$  V). The device must be Enabled to sense the state of the outputs. During verification, the loading of the output must be within specified  $I_{OL}$  and  $I_{OH}$  limits.
  - g. If the device is not to be tested for  $V_{OH}$  over the entire temperature range subsequent to programming, the verification of step 4.14f is to be performed at a  $V_{CC}$  level of 4.0 V ( $\pm 0.2$  V).  $V_{OH}$ , during the 4 V verification, must be at least 2.0 V. The 4 V  $V_{CC}$  verification assures minimum  $V_{OH}$  levels over the entire temperature range.
  - h. Repeat 4.14b through 4.14f for each bit to be programmed to a high level. If the procedure is performed on an automatic programmer, the duty cycle of VCC at the programming voltage must be limited to a maximum of 25 percent. This is necessary to minimize device junction temperatures. After all selected bits are programmed, the entire contents of the memory should be verified.
  - i. If any bit does not verify as programmed, it shall be considered a programming reject.

- 4.15 <u>Programming procedures for circuit H.</u> The programming characteristics of table IVH and the following procedures shall be used for programming the device.
  - a. Connect the device in the electrical configuration for programming. The waveforms on figure 5H and the programming characteristics of table IVH shall apply to these procedures.
  - b. Address the word to be programmed, apply 5 V to V<sub>CC</sub> and active levels to all chip Enable inputs.
  - c. Verify the status of a bit location by checking the output level.
  - d. Decrease V<sub>CC</sub> to 0 V.
  - e. For bit locations that do not require programming, skip steps 4.15f through 4.15l.
  - f. Increase V<sub>CC</sub> to V<sub>CC(pr)</sub> with a minimum current capability of 250 mA.
  - g. Apply  $V_{S(pr)}$  to all chip Enable inputs.  $I_1 \le 25$  mA. Active-high enables may be left high.
  - h. Connect all outputs, except the one to be programmed, to  $V_{\text{IL}}$ . Only one bit is to be programmed at a time.
  - Apply the output programming pulse for 20 μs. Minimum current capability of the programming supply should be 250 mA.
  - j. After terminating the output pulse, disconnect all outputs from V<sub>IL</sub> conditions.
  - k. Reduce the voltage at  $\overline{CE}$  input to  $V_{II}$ .
  - I. Decrease V<sub>CC</sub> to 0 V.
  - m. Return to 4.15e until all outputs in the word have been programmed.
  - n. Repeat 4.15c through 4.15l for each word in memory.
  - o. Verify programming of every word after all words have been programmed using  $V_{CC}$  values of 4.5 V and 5.5 V.
  - p. If any bit does not verify as programmed, it shall be considered a programming reject.
- 4.16 <u>Programming procedures for circuit I</u>. The programming characteristics in table IVI and the following procedures shall be used for programming the device:
  - a. Connect the device in the electrical configuration for programming. The waveforms on figure 5I and the programming characteristics of table IVI shall apply to these procedures.
  - b. Terminate all outputs with a 300  $\Omega$  resistor to V<sub>ONP</sub>. Apply V<sub>IHP</sub> to the  $\overline{\text{CE}}_2$ , CE<sub>3</sub>, and CE<sub>4</sub> inputs and V<sub>ILP</sub> to the  $\overline{\text{CE}}_1$  inputs.
  - c. Address the PROM with the binary address of the selected word to be programmed. Raise  $V_{CC}$  to  $V_{CCP}$ .
  - d. After a delay of  $t_1$ , apply only one  $V_{OP}$  pulse with a duration of  $t_P$ ,  $t_2$  and  $d(V_{OP})/dt$  to the output selected for programming. After a delay of  $t_2$  and  $d(V_{OP})/dt$ , pulse  $\overline{CE}_2$  from  $V_{IHP}$  to  $V_{CEP}$  for the duration of  $t_P$ ,  $2d(V_{CE})/dt$ , and  $t_3$ ;  $\overline{CE}_2$  is then to go to  $V_{ILP}$  level.
  - e. To verify programming after  $\overline{CE}_1$  has been set to  $V_{ILP}$ , lower  $V_{CC}$  to  $V_{CCL}$  after a delay of  $t_4$ . The programmed output should remain in the logic '1' state.

#### MIL-M-38510/210E

- f. The outputs should be programmed one output at a time, since the internal decoding circuitry is capable of sinking only one unit of programming current at a time. Note that the PROM is supplied with fuses generating a low-level logic output. Programming a fuse will cause the output to go to a high level logic in the verify mode.
- g. Repeat 4.16b through 4.16f for all other bits to be programmed.
- h. If any bit does not verify as programmed, it shall be considered a programming reject.
- 4.17 <u>Programming procedures for circuit J.</u> The programming characteristics in table IVJ and the following procedures shall be used for programming the device:
  - a. Connect the device in the electrical configuration for programming. The waveforms on figure 5J and the programming characteristics of table IVJ shall apply to these procedures.
  - b. Address the PROM with the binary address of the selected word to be programmed. Address inputs are TTL compatible. An open circuit should not be used to address the PROM.
  - c. Disable the chip by applying input high  $(V_{IH})$  to the  $\overline{CS}$  input.  $\overline{CS}$  input must remain at  $V_{IH}$  for programming. The chip select is TTL compatible. An open circuit should not be used to disable the chip.
  - d. Disable the programming circuitry by applying an Output Voltage Disable of less than  $V_{\text{OPD}}$  to the output of the PROM. The output may be left open to achieve the disable.
  - e. Raise  $V_{CC}$  to  $V_{PH}$  with rise time equal to  $t_r$ .
  - f. After a delay equal to or greater than t<sub>d</sub>, apply a pulse with amplitude of V<sub>OPE</sub> and duration of t<sub>P</sub> to the output selected for programming. Note that the PROM is supplied with fuses intact generating an output high. Programming a fuse will cause the output to go low in the verify mode.
  - g. Other bits in the same word may be programmed while the  $V_{CC}$  input is raised to  $V_{PH}$  by applying output enable pulses to each output which is to be programmed. The output enable pulses must be separated by a minimum interval of  $t_d$ .
  - h. Lower V<sub>CC</sub> to 4.5 V following a delay of t<sub>d</sub> from the last programming enable pulse applied to an output.
  - i. Enable the PROM for verification by applying a logic "0" ( $V_{IL}$ ) to the  $\overline{CS}$  input.
  - j. Repeat 4.17a through 4.17i for all other bit to be programmed in the PROM.
  - k. If any bit does not verify as programmed, it shall be considered a programming reject.

Davisa tura	04 00 00 04	٥٢	00 and 04			
Device type	01, 02, 03, 04	05 R	02 and 04			
Case outline	J, K, and L		3			
Terminal number	A =	Terminal symbol	NO			
1	A7	A8	NC			
2	A6	A7	A7			
3	A5	A6	A6			
4	A4	A5	A5			
5	A3	A4	A4			
6	A2	A3	A3			
7	A1	A2	A2			
8	A0	A1	A1			
9	01	A0	A0			
10	O2	GND	NC			
11	O3	04	01			
12	GND	O3	O2			
13	04	O2	O3			
14	O5	01	GND			
15	O6	CE 2	NC			
16	07	CE <sub>1</sub>	O4			
17	08	A11	O5			
18	CE <sub>3</sub>	A10	O6			
19	CE <sub>2</sub>	A9	07			
20	CE <sub>1</sub>	V <sub>CC</sub>	O8			
21	A10		NC			
22	A9		CE <sub>3</sub>			
23	A8		CE <sub>2</sub>			
24	V <sub>CC</sub>		CE <sub>1</sub>			
25			A10			
26			A9			
27			A8			
28			$V_{CC}$			

FIGURE 1. Terminal connections.

### Device types 01, 02, 03, and 04

WORD	<u>6</u> /	<u>6</u> /	<u>6</u> /		ADDRESS										DATA							
NO.	CE <sub>1</sub>	CE <sub>2</sub>	CE <sub>3</sub>	A10	Α9	A8	Α7	A6	A5	A4	A3	A2	Α1	A0	08	07	06	O5	04	О3	O2	01
NA	L	Н	Н	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	<u>5</u> /							
NA	Н	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	OC	OC	00	OC	OC	OC	ОС	OC

### Device type 05

WORD	<u>6</u> /	<u>6</u> /		ADDRESS											DATA					
NO.	CE 1	CE <sub>2</sub>	A11	A10	A9	A8	Α7	A6	A5	A4	А3	A2	A1	A0	04	О3	02	01		
NA	L	L	Χ	Χ	Χ	Х	Χ	Х	Χ	Χ	Χ	Χ	Χ	Χ	<u>5</u> /	<u>5</u> /	<u>5</u> /	<u>5</u> /		
NA	Н	Χ	Χ	Χ	Χ	Х	Χ	Х	Χ	Χ	Χ	Χ	Χ	Χ	OC	OC	OC	OC		

### NOTES:

- 1. NA = Not applicable.
- 2. X = Input may be high level, low level, or open circuit.
- 3. OC = Open circuit (high resistance output).
- Program readout can only be accomplished with enable input at low level.
   The outputs for an unprogrammed device shall be high for circuits A, C, (device type 05), E, F, and J and low for circuits B, C (device types 02, 04), D, G, and I.
- 6. Enable inputs are ANDED.

FIGURE 2. Truth table (unprogrammed).

# Device types 01 and 02 Circuit A




FIGURE 3. Functional block diagrams.

# Device type 05 Circuit A




FIGURE 3. Functional block diagrams – Continued.

# Device types 01 and 02 Circuit B




FIGURE 3. Functional block diagram - Continued.

# Device types 01, 02, and 04 Circuit C




FIGURE 3. Functional block diagrams - Continued.

# Device type 05 Circuit C




FIGURE 3. Functional block diagrams - Continued

# Device types 02, 03, and 04 Circuit D




FIGURE 3. Functional block diagrams - Continued.

# Device type 02 Circuits F and I




FIGURE 3. Functional block diagrams - Continued.

# Device type 01 Circuit G




FIGURE 3. Functional block diagrams – Continued.

# Device type 02 Circuit G




FIGURE 3. Functional block diagrams – Continued.

# Device types 02 and 04 Circuit H




FIGURE 3. Functional block diagram – Continued.

### Device type 02 Circuit J






FIGURE 3. Functional block diagrams - Continued.

## Device types 01, 02, 03, and 04







### NOTES:

- 1. Test table for devices programmed in accordance with an altered item drawing may be replaced by the equivalent tests which apply to the specific program configuration for the resulting read-only memory
- 2.  $C_L = 30$  pF minimum, including jig and probe capacitance,  $R_1 = 330 \Omega \pm 25\%$ , and  $R_2 = 680 \Omega \pm 20\%$ .
- 3. Outputs may be under load simultaneously.

FIGURE 4. Switching time test circuit.

## Device type 05






## NOTES:

- 1. Test table for devices programmed in accordance with an altered item drawing may be replaced by the equivalent tests which apply to the specific program configuration for the resulting read-only memory
- 2.  $C_L = 30$  pF minimum, including jig and probe capacitance,  $R_1 = 330 \Omega \pm 25\%$ , and  $R_2 = 680 \Omega \pm 20\%$ .
- 3. Outputs may be under load simultaneously.

FIGURE 4. Switching time test circuit - Continued.



# NOTE:

1. All other waveform characteristics shall be as specified in table IVA.

FIGURE 5A. Programming voltage waveforms during programming for circuit A.






FIGURE 5B. Programming voltage waveforms during programming for circuit B.



NOTE: All other waveforms characteristics shall be as specified in table IVC.

FIGURE 5C. Programming voltage waveforms during programming for circuit C, device types 02 and 04.



\*Current clamp or voltage clamp will be needed.

FIGURE 5C. <u>Programming voltage waveforms during programming for circuit C, device type 05</u> - Continued.





FIGURE 5D. Programming voltage waveforms during programming for circuit D.

FIGURE 5E. Programming waveforms for circuit E have been discontinued.



### NOTES:

- Output load is 0.2 mA and 12 mA during 7.0 V and 4.0 V check, respectively.
   All other waveform characteristics shall be as specified in table IVF.

FIGURE 5F Programming voltage waveforms during programming for circuit F.




FIGURE 5G. Programming voltage waveforms during programming for circuit G.





FIGURE 5H. Programming voltage waveforms during programming for circuit H.



# NOTES:

- 1. All delays between edges are specified from completion of the first edge, not midpoints.
- 2. Delays t<sub>1</sub>, t<sub>2</sub>, t<sub>3</sub>, and t<sub>4</sub> must be greater than 100 ns; maximum delays of 1 μs are recommended to minimize heating during programming.
- 3. During t<sub>V</sub> the output being programmed is switched to the load R and verified.
- 4. Outputs not being programmed are connected to V<sub>ONP</sub> through resistor which provides output current limiting.

FIGURE 5I. Programming voltage waveforms during programming for circuit I.




FIGURE 5J. Programming voltage waveforms during programming for circuit J.

TABLE III. Group A inspection for device types 01 and 03. Terminal conditions: (Outputs not designated are open or resistive coupled to GND or voltage. Inputs not designated are high  $\geq 2.0~\rm V$  or  $\leq 0.8~\rm V$ .

							$\overline{}$
Unit		>======================================		A			mA
Test limits	Max		0.5	-550	20	100	185
	Min			0.			
Measured terminal		88 840 66 84 84 84 84 84 84 84 84 84 84 84 84 84	01 02 03 04 05 06 07	8 8 8 4 5 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	8 8 8 4 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	01 02 03 04 05 07	200
24		7.57		.5.5 			,,
23	A8	-10mA	71	0.50	5.50		GND
22	A9	-10mA	71	V3.0	5.5V		GND
21	A10	-10mA	71	0.5V	5.5V		GND
20	CE,	-10mA	0.80	0.5V	5.5V	4.5V	GND
19	CE <sub>2</sub>	-10mA	2.00	0.5V	5.5V	0.5V	
18	CE <sub>3</sub>	-10mA	2.00	0.5V	5.5V	0.5V	
17	80		ନା			25.27	
16	07		ે છા			5.2V	
15	90		હા			5.2V	
14	90		ેંગ			5.2V	
13	90		હ્ય			5.2V	
12	GND	OND					"
11	60		હા			5.2V	
10	02		/SI			5.2V	
6	0		ନା			5.2V	
8	90	-10mA	2	0.5V	5.5V		GND
7	A1	-10mA	2	0.5V	5.5V		GND
9	82	7	<del>/2</del>	0.5V	5.5V		GND
2	A3	-10mA	/3	0.5V	5.5V		GND GND GND GND GND
4	<b>¥</b>	-10mA	<u>/</u>	0.5V	5.5V		GND
က	A5	-10mA	ZI: : : : : :	0.5V	5.5V		GND
2	A6	-10mA	1/2/	0.5V	5.5V		GND
-		-10mA	1/2/	0.5V	5.5V		GND
Cases J.K		- 2 8 4 6 9 7 8 9 2 7 2 2 4	15 17 18 19 20 22 22	8 3 3 3 3 3 3 6 5 5 5 5 5 8 8 8 8 8 8 8 8 8 8 8 8 8 8	78 88 89 89 89 89 89 89 89 89 89 89 89 89	52 53 54 55 55 57	22
MIL- STD-	883 method		3007	30008	3010		3005
		> 2	N <sub>OL</sub>	=	<u>-</u>	loex	lcc
Subgroup Symbol		1 C=+25°C	1	ı	ı		-
Sub		T <sub>c</sub> ≡					

See footnotes at end of table.

TABLE III. Group A inspection for device types 01 and 03 — Continued. Terminal conditions: (Outputs not designated are open or resistive coupled to GND or voltage. Inputs not designated are high  $\geq 2.0~V$  or  $\leq 0.8~V$ .

Subgroup Symbol	Symbol	MIL- STD-	Cases J,K	-	2	3	4	2	9	7	8	6	10	11	12 13		14	15	16	17	18	19	20	21	22	23	24	Measured terminal	Test limits	nits	Unit
		883 method	Test no.	A7	9V	A5	A4	A3	A2	P4	A0	10	02	03 (	GND	40	90	90	20	80	CE <sub>3</sub>	CE <sub>2</sub>	CE 1	A10	A9	A8	Vœ		Min	Max	
2	Same te	Same tests, terminal conditions, and limits as for subgroup 1, except $T_c = +125$ °C.	nal condit	ions, an	d limits	as for su	ibgroup	1, excep	$^{t}T_{c} = +^{r}$	125°C.																					
3	Same te	Same tests, terminal conditions, and limits as for subgroup 1, except $T_c = -55$ °C.	nal condit	ions, an	d limits	as for su	pgroup	1, excep	$^{4}T_{c} = -5$	.2°C.																					
7	Funct-	/4	09	/4	/4	/4	/4	/4	/4	/4/	/4	/4	/₹	4/	GND	/4	/4	/4	/4	/4	/4	/4	/4	<b>4</b> I	/4	/4	/4	Outputs		/4	
T <sub>c</sub> =+25°C	ional																														
	tests																														
8	Same te	Same tests, terminal conditions, and limits as for subgroup 7, except $T_c = +125$ °C and -55°C	nal condit	ions, an	d limits	as for su	pgroup	7, excep	$^{t}T_{c} = +^{r}$	125°C a	nd -55°C																				
6	t <sub>PHL1</sub>	GALPAT	19	2/	2/	/5	2/	2/	2/	2/	2/	/9	/9	) /9	GND	/9	/9	/9	/9	/9			GND	2/	2/	2/	2/	Outputs		/2	su
Lc=+25°C	tel.H1	Fig. 4	62	Ω	2	Ŋ.	Ω	2	2	2/	2	,	×	,	ņ		"	3	3				GND	2	2	2/	(کر	=		/	=
	t <sub>PHL2</sub>	Sednen-	63	8	8	8	8	8	8	8	<b>⊗</b> i	3	y	,,	ņ	3	9	3	3	,,		8	8	8	8	8	8	×		6	3
	фгнг	tial Fig. 4	64	<b>⊗</b>	<b>‰</b>	<b>©</b>	ı⊗ı	ıῶι	1801	ı⊗ı	1 <u></u>	3		3	:	3	3	3			œ	<del> </del>	1 <u></u> 8	<del> </del>	ı <b>⊗ı</b>	Ø	<b>⊗</b>	=		ıб <b>і</b>	=
10	Same te	Same tests, terminal conditions, and limits as for subgroup 9, except T <sub>c</sub> = +125°C	nal condit	ions, an	d limits	as for su	pgroup	9, excep	$tT_{c} = +$	125°C																					
11	Samo	Same tests terminal conditions and limits as for subground 10 avoant T =	tipuon let	ione and	d limite	ac for en	di Oroqi	10 avea	T +4	-FE°C																					

See footnotes at end of table.

Outputs not designated are open or resistive coupled to GND or voltage. Terminal conditions: Inputs not designated are high  $\geq 2.0$  V or  $\leq 0.8$  V. TABLE III. Group A inspection for device types 02 and 04.

Cuit			>======================================			4	* * * * * * * * * * * * * * * * * * * *
		χ	r	r;		т	Q:::::::::::::::::::::::::::::::::::::
Test limits		n Max	<u></u>	0.0	4	<u>'</u>	00
		Mi			2.	6.	
Measured terminal	1	1	A A A A A A A A A A A A A A A A A A A	01 02 03 05 05 07	00 00 00 00 00 00 00 00 00 00 00 00 00	A A A A A A A A A A A A A A A A A A A	A A A A A A A A A A A A A A A A A A A
78	24	Vcc	V6.4.			S.S	
27	23	A8	-10mA	<u>2</u> / <u>13</u>	2/ <u>15/</u> 15/ 15/ 15/ 17/ 17/ 17/ 17/ 17/ 17/ 17/ 17/ 17/ 17	0.5V	5.5V
56	22	A9	-10mA	/5	2/ 15/ 16/ 17/ "	0.5V	5.5V
52	21	A10	-10mA	2/13/	<u>2</u> / <u>15</u> / 16/ <u>17</u> / " " " " " " " " " " " " " " " " " " "	0.5V	5.5V
54	20	CE,	∢	0.87		0.5V	5.5V
53	19	CE <sub>2</sub>	∢	2:0V		0.5V	5.5V
77	18	CE3	4	2.00		0.5V	5.5V
2	17	80		75	-2mA		
19	16	07		ે હા	-2mA		
<u>0</u>	15	90		اع/	-2mA		
<u> </u>	14	90		ેંગ	-2mA		
<u>o</u>	13	04		ેં	-2mA		
<u> </u>	12	GND	ON 0				
2	11	03		ે હો	-2mA		
7	10	02		હ	-2mA		
=	6	01		ଜା	-2mA		
n	8	A0	-10mA	ZI: : : : : :	2/15/ 16/17/ 18/ 18/ 18/ 18/ 18/ 18/ 18/ 18/ 18/ 18	0.5V	5.5V
0	7	A1	-10mA	78	2/ <u>15/</u> 16/ <u>17/</u> 	0.5V	5.5V
	9	A2	-10mA	ZI	<u>2/15/</u> 16/17/ 	V3.0	5.5V
٥	2	A3	-10mA	/7	<u>2</u> / <u>15</u> / <u>16</u> / <u>17</u> /	V3.0	5.5V
n	4	A4	-10mA	2/13/	2/15/ 16/17/ " " " " " " " " " " " " " " " " " " "	0.5V	5.5V
4	3	Y2	-10mA	7	2 <u>/ 15/</u> 16/ 17/ 	0.5V	5.5V
n	2	9e	-10mA	7/2""""""""""""""""""""""""""""""""""""	2/12/ 15/16/ 15/16/ 17/ 	0.5V	5.5V
N	-	A7	d	1/2/	,	0.5V	>5.5.
Case 3	Cases J,K,L	Test no.	- 0 8 4 6 9 V 8 9 0 T 7 E 4	15 14 18 19 22 22	3 2 5 2 5 3 5 5 5 5 5 5 5 5 5 5 5 5 5 5	23 33 33 34 4 4 4 5 4 5 6 8 8 8 8 8 8 4 5 4 5 4 5 4 5 4 5 6 6 6 6 6 6 6 6 6 6	45 46 47 49 49 50 50 51 53 54 55 55
STD-	883 ( method			3002	900: " " " " " " " " " " " " " " " " " "	9000	0.00
	E			N <sub>OL</sub>	N →	-	<u>-</u>
Subgroup Symbol			1 T <sub>c</sub> =+25°C		L		1 <sub>H</sub> 3010 45 5.5 V 47 47 1

TABLE III. Group A inspection for device types 02 and 04 – Continued. Outputs not designated are open or resistive coupled to GND or voltage. Terminal conditions: Inputs not designated are high  $\geq$  2.0 V or  $\leq$  0.8 V.

			ď							⋖			1	1				φ.			l
5		v	Απ							y			3 3					SU "			
Test limits		Max	100	3 3 3	: :	-100	: :		3 3				= 0	8		/₹	4	<u> </u>			
		Min								-10	3 3		n	_							
Measured terminal			00 03 04	000	08	02	0 0	02	868	00 03 04	02	0 00	80	V <sub>CC</sub>		Outputs		Outputs "			
28	24	Vcc	5.5V		: 3	n	: :		3 3		3 3	: :	n,			/4□		ଜାନ୍ଧାଦ୍ଧାଦ			l
27	23	A8								<u>2/ 15/</u> 16/ <u>17/</u> "			= 0	GND		∕4		ାଉପ୍ଟୋଦୀଦ			
26	22	6V								<u>2/ 15/</u> 16/ <u>17/</u> "	3 3	: 3	; (	GND		/4		ାଞ୍ଜାହାଦାଦ			
22	21	A10								<u>2/ 15/</u> 16/ 17/ "	= :	: :	= (	GND		⁄4□		ଭାନ୍ଧାଦ୍ଧାଦ			
24	20	CE 1	4.5V "			n	: :	3 3	3 3	" 79.0	= :	: :	,	GND		/₹		GND GND <u>8</u> /			
23	19	CE2	" 79.0			n	: :	3 3	3 3	4.5V "	= :	: :	n			/₹		5.5V 5.5V <u>8</u> /			
22	18	CE3					: :	3 3		4.5V "	= :	: :	n			<b>≱</b> I		5.5V 5.5V <u>8</u> /			
20	17	80			5.2V				0.5V				GND			<b>≱</b> I		ØI * *			
19	16	20		ć	5.20				0.5V			GND				∕4।		ØI * *			
18	15	90		5.2V				2	0.0			ON 5				/₁		/gi" " "			
17	14	90		5.2V				0.5V			GND					∕4□		/9I" " "			
16	13	04	5.2V				0.5V			GND	;					/₹		ØI* * *			
4	12	GND	GND " "		: 3	3 3 :	: :	= =	3 3		= :	: :	"			GND		GND GND	-		l
13	11	03	5.2V			į	0.50			GND						<i>γ</i> ι		⁄ଡା " "			
12	10	02	5.2V			V3.0				GND						∕4□		/9I""			
7	6	01	5.2V			0.5V				GND						<del>4</del> 1		⁄ଡା : :			
6	80	A0								18/ 2/ 15/ 16/ 17/ "	3 3	: :	= [	GND		⁄4□		ଭାତ୍ତାଦ୍ୱାଦ			
8	2	A1								<u>2/ 15/</u> 16/ <u>17/</u> "		: :	: i	GND		/4		ଜାନ୍ଧାଦ୍ୟଦ			
7	9	A2								17/ 2/ 15/ 16/ "		: :	= 0	GND 125°C	55°C.	<i>∖</i> 4।	+125°C and	ାଡ଼ାଡ଼ାଦ୍ୱାଦ	.125°C.	-55°C.	
9	2	A3								<u>2/ 15/</u> 16/ <u>17/</u> "	= =	: :	= <u>(</u>	GND Toll +	pt T <sub>c</sub> = -	41	except TC = .	ାଉପ୍ଟୋଦାଦ	pt T <sub>c</sub> = +	sept T <sub>c</sub> =	
2	4	A4								<u>2/ 15/</u> 16/ <u>17/</u> "	= =	: :	= (	GND In 1 exce	p 1, exce	<i>∖</i> 4I	٧,	ଜାନ୍ଧାର୍ଦ୍ଦାର୍ଦ	p 9, exce	np 10, exc	
4	3	A5								<u>2/ 15/</u> 16/ <u>17/</u> "	= :	: :	: (	GND	r subarou	<i>∖</i> 4I	r subgroup	ଜାନ୍ଧାର୍ଦ୍ଧାର୍ଦ	r subgrou	r subgrou	
3	2	A6								<u>2/ 15/</u> 12/ 16/ 17/ "	3 3	: :	= (	mits as fo	mits as fo	∕4	limits as for	ଭୋକ୍ରାଦ୍ଧାର୍ଦ୍ଧ	mits as fo	mits as fo	
2	-	A7								14/ 2/ 15/ 16/ 17/ "	3 3	: :	: (	GND os and lir	is, and lir	∕4।	and	ାଉଉଦୋଦ	is, and lir	is, and lir	-
Case 3	Cases J,K,L	Test no.	59 60 61 62	8 4 5	99 99	89 29	69	7 2	28.8	57 77 87	62	8 8 8 2	82	S3	condition	84	condition	98 98 88	condition	condition	
MIL- STD-	883 method									3011			3 00	3005 terminal	terminal	/₹/	terminal	GALPAT Fig. 4 Sequen- tial Fig. 4	terminal	terminal,	
Symbol			онг			lorz				sol				Same tests terminal conditions and limits as for subground 1 except T <sub>c</sub> = ±125°C	Same tests, terminal conditions, and limits as for subgroup 1, except T <sub>c</sub> = -55°C.	Funct- ional	Same tests, terminal conditions,	фн. фн.н фн.г ф.н.г	Same tests, terminal conditions, and limits as for subgroup 9, except $T_c = +125^{\circ}C$	Same tests, terminal conditions, and limits as for subgroup 10, except $T_c = -55$ °C	
			25°C																		ŀ
Subgroup			1 T <sub>c</sub> =+25°C											2	3	7 T <sub>C</sub> =+25°C	80	9 T <sub>c</sub> =+25°C	10	11	

See footnotes at end of table.

TABLE III. Group A inspection for device type 05. Outputs not designated are open or resistive coupled to GND or voltage. Terminal conditions: Inputs not designated are high  $\geq 2.0$  V or  $\leq 0.8$  V.

Unit		>======================================			4::::::::::::::::::::::::::::::::::::::	
nits	Max	<u>t</u> .			-250	09:::::::::::::::::::::::::::::::::::::
Test limits	Zi Zi			2.4	0.1.	
Measured	terminal	A8 A7 A71 A11 A90 A90	003	0003	A8 A A A A A A A A A A A A A A A A A A	A8 A7 A70 CE <sub>2</sub> A10 A10
20		V3.4.	3 3 3 3	3 3 3 3	>	
19	A9	-10mA			0.50	5.5V
18	A10	-10mA	/3" "		0.5V	5.5V
17	A11	-10mA	/!" "		0.5V	5.5V
16	빙	-10mA	0.87		0.5V	5.5V
15	삥	-10mA	78.0		0.5V	5.5V
14	0		/8	-2mA		
13	05		/E	-2mA		
12	03		%।	-2mA		
11	8		/ĉΙ	-2mA		
10	GND	O Z::::::::::::::::::::::::::::::::::::				
6	90 90	-10	<u>2</u> / <u>19</u> / "	/3 : : :	0.5V	5.5V
8	Ą	7	2/ <u>19</u> / "	/5 : : :	0.5V	5.5 V
7	8	1-	<u>2</u> / <u>19</u> / "	/3" " "	0.5V	5.5V
9	A3	-10	2/ <u>19</u> / "	/5 " " "	0.5V	5.5V
2	¥		2/ 19/	ZI: : :	0.5V	5.5V
4	A5	7-	<u>2</u> / <u>19</u> / "	ZI: : :	0.5V	5.5V
3	A6	7	<u>2</u> / <u>19</u> / "	/dl: : :	0.5V	5.5 <
2	A7	-10mA	/4" " "		0.5V	5.5V
	o. A8	-10mA	1/2/	/d= = =	75.0	5.50
Case R		- ~ ~ 4 ~ ° ~ × ° ° ° ° ° ° ° ° ° ° ° ° ° ° ° °			8 4 4 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	38 38 38 38 38 44 44 45 46 46 46 46 46 46 46 46 46 47 47 47 47 47 47 47 47 47 47 47 47 47
-	STD- 883 method		3007	3006	3000	3010
Symbo		>	Vol	NO <sub>H</sub> O	_=	<u>-</u>
Subgroup Symbol		T <sub>c=+25°C</sub>				1 1 2010 37 5.57 5.67 5.67 5.67 5.67 5.67 5.67 5.6

43

TABLE III. Group A inspection for device type 05 – Continued. Outputs not designated are open or resistive coupled to GND or voltage. Terminal conditions: Inputs not designated are high  $\geq$  2.0 V or  $\leq$  0.8 V.

Subgroup	Symbol	MIL-	Case R	1	2	3	4	2	9	7	8	-	-	-	H		,	15	16 17	_		9 20	Measured		Test limits	Unit
		STD-883 method	Test no.	48	A7	9V	A5	A4	A3	A2	A1	A0 G	GND		03	05 (		2	CE , A11	1 A10	6V C		te	Min	Max	
-	lonz		51									Ĺ	GND 5	5.2V			4	-	20			5.5V			100	Иμ
T <sub>c</sub> =+25°C			25										3	S	5.2V							3			39	
,			23										=			5.2V			_			3			9	3
			24										=				5.27	3	3			=			=	3
	l <sub>01</sub> 7		22										J "	0.5V		-			,			"	04		-100	"
	1		26										,		0.5V			,	3			3	03		"	31
			22										=			0.5V		3				3	02		9	=
			28										*				0.5V					3	6		3	*
	sol	3011	29 60	/ <del>"</del>	/ <u>"</u>	/ <u>"</u>	<u>"</u>	/Z"	/Z"	<u>"</u>	<u>"</u>	<u>"</u>	, ,	GND	GND		0	0.5V 0.	0.5V 2/2		<u>"</u>	, ,	04	-10	-100	m,
		3	61	*	3	*	¥	3	3	3	3	3	3			GND			3			3	02	3		*
		•	62	3	3	=	*		*	3	*	*	3				GND		" "	3	3	3	6	"		=
	၁၁၂	3005	63	GND	GND	GND	GND	GND	GND	GND	GND	GND	,,				9	GND G	GND GND	D GND	D GND	" O	Vcc		185	"
2	Same tests,	Same tests, terminal conditions, and limits as for subgroup 1, except T <sub>C</sub>	onditions,	and limits	as for su	bgroup 1,	except T <sub>c</sub>	<sub>5</sub> = +125°C.	ن																	
3	Same tests,	Same tests, terminal conditions, and limits as for subgroup 1, except T <sub>C</sub>	onditions,	and limits	as for su	bgroup 1,	except T <sub>c</sub>	c = -55°C.																		
7 T <sub>c</sub> =+25°C	Funct- ional tests	4/	64	/₹	⁄4□	∕4□	∕4□	41	∕4।	∕4	<b>≱</b> I	<i>\</i> ₽ <u>I</u>	GND	<del>-</del> 4/	<b>≱</b> I	/ <del>1</del>	/ <del>F</del>	<i>\</i> 4.	4/ 4/	/4□	∕4□	4	Outputs	Ø	∕4	
8	Same tests,	Same tests, terminal conditions, and limits as for subgroup 7, except T <sub>C</sub>	onditions,	and limits	as for su	bgroup 7,	except T <sub>c</sub>	; = +125°	Cand T <sub>c</sub>	Γ <sub>c</sub> = -55°C.									-			-				
9 T <sub>c</sub> =+25°C	t <sub>PHL1</sub>	GALPAT Fig. 4	99 90	12/12/	ાઇનાઇ	ાઇનાઇ	12/12/	12/12/	হিহ	ાર્ટાર્	12/12/	15/15/	GND	/j"	/9I"	/9	ტ  -  -	GND GND GND	GND 5/	1010	เขา	12/12/	Outputs	s	80	su "
	tpHL2 tpLH2	Sequen- tial Fig. 4		∞I∞I	<u></u> ∞I∞I	اھاھ		<u></u>	اھاھ	<u></u>	 ⊚i∞i												: 3		0 4 4	: :
10	Same tests,	Same tests, terminal conditions, and limits as for subgroup 9, except T <sub>C</sub>	onditions,	and limits	as for su	bgroup 9,	except T <sub>c</sub>	3 = +125°C.	ن ن										-			-				
11	Same tests, terminal conditions, and limits as for subgroup 9, except T <sub>C</sub>	, terminal co	onditions,	and limits	as for sui	bgroup 9,	except T <sub>c</sub>	3 = -55°C.																		

- 1/ For unprogrammed devices, apply 13.0 V on pin 1(A7) and pin 2 (A6), for device types 01 and 02, and on pin 1 (A8) for device type 05 for circuit A devices.
- $\underline{2}$ / For programmed devices, select an appropriate address to acquire the desired output state.  $V_{IH} = 2.0 \text{ V}$ ,  $V_{IL} = 0.8 \text{ V}$ .
- $3/I_{OL} = 8$  mA for circuits C and G.  $I_{OL} = 16$  mA for circuits A, B, D, F, H, I, and J.
- 4/ The functional tests shall verify that no fuses are blown for unprogrammed devices or that the altered item drawing pattern exists for programmed devices (see table II and 3.3.2.1). All bits shall be tested. Terminal conditions shall be as follows:
  - a. Inputs: H = 2.4 V, L = 0.4 V
  - b. Outputs: Output voltage shall be:
    - $H \ge 1.5 \text{ V}$  and  $L \le 1.5 \text{ V}$ .
  - c. The functional tests shall be performed with  $V_{CC}$  = 4.5 V and  $V_{CC}$  = 5.5 V.
- 5/ GALPAT (programmed PROM). This program will test all bits in the array, the addressing and interaction between bits for ac performance, t<sub>PHL1</sub> and t<sub>PLH1</sub>. Each bit in the pattern is fixed by being programmed with an "H" or "L".

### Description:

- 1. Word 0 is read.
- 2. Word 1 is read.
- 3. Word 0 is read.
- 4. Word 2 is read.
- 5. Word 0 is read.
- 6. The reading procedure continues back and forth between word 0 and the next higher numbered word until word 2047 or 4095 is reached, then increments to the next word and reads back and forth as in step 1 through 7 and shall include all words.
- 7. Pass execution time =  $(n^2 + n)$  x cycle time. n = 2048 or 4096.
- 8. The GALPAT tests shall be performed with  $V_{CC}$  = 4.5 V and 5.5 V.
- 6/ The outputs are loaded per figure 4.
- I/ t<sub>PHL1</sub>, t<sub>PLH1</sub> = 100 ns for device types 01 and 02 and 55 ns for device types 03 and 04.
- 8/ Sequential test (programmed PROM). This program will test all bits in the array for t<sub>PHL2</sub> and t<sub>PLH2</sub>.

### Description

- 1. Each word in the pattern is tested from the enable lines to the output lines for recovery.
- 2. Word 0 is addressed. Enable line is pulled HI to LO and LO to HI. t<sub>PHL2</sub> and t<sub>PLH2</sub> are read.
- 3. Word 1 is addressed. Same enable sequence as above.
- 4. The reading procedure continues until word 2047 or 4095 is reached.
- 5. Pass execution time = 2048 x cycle time (or 4096 x cycle time).
- 6. The sequential tests shall be performed with  $V_{CC} = 4.5 \text{ V}$  and 5.5 V.
- 9/ t<sub>PHL2</sub>, t<sub>PLH2</sub> = 50 ns for device types 01 and 02 and 30 ns for device types 03 and 04.
- 10/ For uprogrammed devices, apply 13 V on pin 8 (A0) for circuit I devices.
- 11/ For unprogrammed devices, 12.0 V on pin 6 (A2) and 0.0 V on pin 5 (A3) for circuit F devices.
- 12/ For unprogrammed devices, apply 13 V on pin 2 (A6) for circuit I devices.

- 13/ For unprogrammed devices, apply 10 V to pin 4 (A4), apply V<sub>OH</sub> to pin 21 (A10), and apply V<sub>OL</sub> to pin 23 (A8) for circuit H.
- 14/ For unprogrammed devices, apply 10.5 V on pin 1 (A7) for circuit B devices..
- <u>15</u>/ For unprogrammed devices, apply 10.5 V to pin 3 (A5), apply 0 V to pins 4, 5, 6, 7, 8 (A4, A3, A2, A1, A0), and apply 3 V to pins 1, 2, 21, 22, 23, (A7, A6, A10, A9, A8) for circuit G devices.
- 16/ For unprogrammed devices type 02 (82S191), with date codes before 8626. apply 10.0 V on pin 6 (A2); apply 5.0 V to all other addresses for circuit C devices.
- 17/ For unprogrammed device types 02 (with date codes 8626 or later) and 04 (82S191A), apply 10.0 V on A4; apply 5.0 V on A0, A1, A2, A3 and A6; and apply 0.5 V on A5, A7, A8, A9 and A10 for circuit C devices.
- 18/ For unprogrammed devices, apply 12.0 V on pin 8 (A0) for circuit D devices.
- 19/ For unprogrammed device type 05, apply 15.0 V to pin 4 (A5); apply 0.0 V to pins 5, 9 (A4, A0); apply 4.5 V to pins 3, 6, 7, 8 (A6, A3, A2, A1) for circuit C devices.

TABLE IVA. Programming characteristics for circuit A.

Parameter	Symbol		Limits <u>1</u> /		Unit
		Min	Recommended	Max	
Address input voltage 2/	V <sub>IH</sub>	2.4	5.0	5.0 0.5	V
Programming	V <sub>IL</sub> V <sub>PH</sub> <u>3</u> /	0.0 10.75	0.4	11.25	V
Voltage to V <sub>CC</sub> low	VPH <u>3</u> /	0.0	0.0	1.5	"
Program verify	$V_{PHV}$		5.5		"
Verify voltage	V <sub>R</sub> <u>4</u> /	4.5		5.5	"
Programming input low current at V <sub>PH</sub>	I <sub>ILP</sub>		-300	-600	μΑ
Programming voltage	t <sub>TLH</sub>	1	5	10	μS
(V <sub>CC</sub> ) transition time	t <sub>THL</sub>	1	5	10	μS
Programming delay	t <sub>D1</sub>	10	10	20	μS
	t <sub>D2</sub>	1	5	5	μS
Programming pulse width	t <sub>P</sub> <u>5</u> /	90	100	110	μS
Programming duty cycle	PDC		30	60	%
Output voltage					
Enable	V <sub>OPE</sub> <u>6</u> /	10.5	10.5	11.0	V
Disable	$V_{OPD}$	0.0	5.0	5.5	V

During the programming the chip must be disabled for proper operation.

- $\underline{2}$ / No inputs should be left open for  $V_{IH}$ .
- 3/ V<sub>PH</sub> source must be capable of supplying one ampere.
- $\underline{4}$ / It is recommended that post programming dual verification be made at V min<sub>R</sub> and V max <sub>R</sub>.
- 5/ Note step j in programming procedure.
- $\underline{6}/\ \ V_{\text{OPE}}$  source must be capable of supplying 10 mA minimum.

<sup>&</sup>lt;u>1</u>/  $T_A = +25$ °C.

TABLE IVB. Programming characteristics for circuit B.

Parameter	Symbol	Conditions 1/		Limits		Unit
			Min	Recommended	Max	
V <sub>CC</sub> required during programming	V <sub>CCP</sub>		10.5	11.0	11.5	V
VOUT current limit during programming	I <sub>OP</sub>		20	25	30	mA
Output programming voltage	V <sub>OUT</sub>		10.5	11.0	11.5	V
Pulse width of programming voltage	t <sub>P</sub>		9	10	11	μS
Programming delay	t <sub>D</sub>		0	1	10	μS
V <sub>CCP</sub> or V <sub>OUT</sub> transition time	t <sub>TLH</sub>	Rise time of V <sub>CC</sub> or V <sub>OUT</sub>	1	5	10	V/μs
V <sub>CCP</sub> current	I <sub>CCP</sub>		800	900	1,000	mA
Low V <sub>CC</sub> for verification	V <sub>CCL</sub>		3.9	4.0	4.1	V
High V <sub>CC</sub> for verification	V <sub>CCH</sub>		5.8	6.0	6.2	V
Address input voltage	V <sub>IH</sub>		2.4	5.0	5.5	V
	V <sub>IL</sub>		0.0	0.4	0.8	V
Maximum duty cycle during automatic programming of program pin and output pin	D.C.	t <sub>P</sub> / t <sub>C</sub>		25	50	%

 $<sup>1/</sup> T_C = +25^{\circ}C.$ 

TABLE IVC. Programming characteristics for circuit C, device types 02 and 04.

Parameter	Symbol	Conditions 1/		Limits		Unit
			Min	Recommended	Max	
Programming voltage to V <sub>CC</sub>	V <sub>CCP</sub> <u>2</u> /	I <sub>CCP</sub> = 375 ±75 mA Transient or steady-state	8.5	8.75	9.0	V
Verificaiton upper limit	V <sub>CCH</sub>		5.3	5.5	5.7	V
Verificaiton lower limit	V <sub>CCL</sub>		4.3	4.5	4.7	V
Verify threshold	V <sub>S</sub> <u>3</u> /		1.4	1.5	1.6	V
Programming supply current	I <sub>CCP</sub>	V <sub>CCP</sub> = +8.75 ±0.25 V	300		450	mA
Input voltage, high level "1"	V <sub>IH</sub>		2.4		5.5	V
Input voltage, low level "0"	VIL		0	0.4	0.8	V
Input current	I <sub>IH</sub>	V <sub>IH</sub> = +5.5 V			50	μΑ
Input current	I <sub>IL</sub>	$V_{IL} = +0.4 \text{ V}$			-500	μΑ
Output programming voltage	V <sub>OUT</sub> <u>4</u> /	I <sub>OUT</sub> = 200 ±20 mA; Transient or steady-state	16	17	18	V
Output programming current	I <sub>OUT</sub>	V <sub>OUT</sub> = 17 V ±1 V	180	200	220	mA
Programming voltage transition time	t <sub>TLH</sub>		10		50	μS
CE programming pulse width	t <sub>P</sub>		300	400	500	μS
Pulse sequence delay	t <sub>D</sub>		10			μS

 $<sup>\</sup>underline{1}/T_C = +25^{\circ}C.$ 

<sup>2</sup>/ Bypass V<sub>CC</sub> to GND with a 0.01  $\mu$ F capacitor to reduce voltage spikes.

 $<sup>\</sup>underline{3}$ /  $V_S$  is the sensing threshold of the PROM output voltage for a programmed bit. It normally constitutes the reference voltage applied to a comparator circuit to verify a successful fusing attempt.

 $<sup>\</sup>underline{4}$ / Care should be taken to insure the 17 V  $\pm$ 1 V output voltage is maintained during the entire fusing cycle. The recommended supply is a constant current source clamped at the specified voltage limit.

TABLE IVC. <u>Programming characteristics for circuit C, device type 05</u> – Continued.

Parameter	Symbol	Conditions 1/		Limits		Unit
T diamotor	Cymbol	Solidinolio <u>ii</u>	Min	Recommended	Max	
Programming voltage to $V_{CC}$ 2/	V <sub>CCP</sub>	I <sub>CCP</sub> = 425 ±75 mA Transient or steady-state	8.5	8.75	9.0	V
Verify voltage	V <sub>CCV</sub>		4.75	5.0	5.25	V
Input voltage, high level "1"	V <sub>IH</sub>	I <sub>IH</sub> = 50 μA	2.4	3.0	5.5	V
Input voltage, low level "0"	V <sub>IL</sub>	I <sub>IL</sub> = 500 μA	0.0	0.0	0.5	V
Forced output current	I <sub>OPF</sub>	$V_{OPF} = 17.5 \pm 0.5 \text{ V}$	150	185	220	mA
Forced output voltage (program) <u>3</u> /	V <sub>OPF1</sub>	$I_{OPF} = 300 \pm 25 \text{ mA}$	17.0	17.5	18.0	V
Forced output voltage (program) 3/	V <sub>OPF2</sub>	$I_{OPF}$ = 300 $\pm$ 25 mA	20.0		22.0	V
Output voltage high	V <sub>OH</sub>		2.4		5.25	V
Output voltage low	V <sub>OL</sub>		0.0		0.45	V
V <sub>CC</sub> delay time	T <sub>D1</sub>	50% to 10% V <sub>CCP</sub>	10	10	25	μS
V <sub>OUT</sub> delay time	T <sub>D2</sub>	90% V <sub>CCP</sub> to 10% V <sub>OFF</sub>	1.0	1.0	5.0	μS
Pulse sequence delays	$T_{D3}-T_{D8}$	See figure 5C	1.0	1.0	10	μS
V <sub>CC</sub> rise time	T <sub>R1</sub>	0 % to 100%	4.0	7.0	8.0	μS
V <sub>OUT</sub> rise time	T <sub>R2</sub>	10% to 90%	3.0	10	17	μS
V <sub>CC</sub> fall time	T <sub>F1</sub>	100% to 0%	2.0	4.0	10	μS
V <sub>OUT</sub> fall time	T <sub>F2</sub>	100% to 0%	4.0	7.0	20	μs
CE <sub>2</sub> programming pulse width <u>4/</u>	T <sub>P</sub>	10% to 10%	5.0	10	30	μs
CE <sub>2</sub> verify pulse width <u>4/</u>	T <sub>V</sub>	10% to 10%	5.0	5.0	10	μS
Clock pulse width (CK)	Twc	50% to 50%	0.5	0.75	1.0	μS

 $<sup>1/</sup> T_C = +25^{\circ}C.$ 

<sup>2/</sup> If the overall program/verify cycle exceeds the recommended value, a 25% duty cycle must be used for V<sub>CCP</sub>.

 $<sup>\</sup>underline{3}$ / V<sub>OPF</sub> supply should regulate to  $\pm 0.25$  V at I<sub>OPF</sub>. Maximum slew rate for V<sub>OPF</sub> should be 1.0 V/ $\mu$ s.

 $<sup>\</sup>underline{4}/\overline{CE}_2$  rise time slew rate should be 1.0 V/ns maximum.  $\overline{CE}_2$  fall time slew rate should be 10.0 V/ns maximum.

TABLE IVD. Programming characteristics for circuit D.

Parameter	Symbol	Conditions 1/		Limits		Unit
. a.ae.e.			Min	Recommended	Max	1
Power supply voltage	V <sub>cc</sub>		6.4	6.5	6.6	V
Power supply rise time <u>2/</u>	t <sub>r(VCC)</sub>		0.2	2.0		μS
Power supply fall time <u>2</u> /	$t_{f(VCC)}$		0.2	2.0		μS
V <sub>CC</sub> on time <u>3</u> /	t <sub>on</sub>	See programming				
$V_{CC}$ off time $\underline{4}$ /	t <sub>OFF</sub>	Time diagram				
Duty cycle for V <sub>CC</sub>		$t_{\text{ON}}/(t_{\text{OFF}}+t_{\text{ON}})$			50	%
Read delay before programming	t <sub>dRBP</sub>	Initial check		3.0		μS
Fuse read time	t <sub>w</sub> <u>5</u> /			1.0		μS
Delay to V <sub>CC</sub> off	t <sub>d(VCC)</sub> <u>5</u> /			1.0		μS
Delay to read after programming	t <sub>dRAP</sub> <u>5</u> /	Programming verification		3.0		μS
Chip select programming voltage	$V_{CSP}$		20.0	20.0	22.0	V
Chip select program current limit	I <sub>CSP</sub>		175	180	185	mA
Input voltage low	V <sub>IL</sub>		0.0	0.0	0.4	V
Input voltage high	V <sub>IH</sub>		2.4	5.0	5.0	V
Delay to chip deselect	t <sub>dCS</sub>			1.0		μS
Chip select pulse rise time	t <sub>rCS</sub>		3.0	4.0		μS
Delay to chip select time	t <sub>dAP</sub>		0.2	1.0		μS
Chip select pulse fall time	t <sub>fCS</sub>		0.1	0.1	1.0	μS

See footnotes at end of table.

TABLE IVD. <u>Programming characteristics for circuit D</u> – Continued. <u>Ramp characteristics</u>

Parameter	Symbol	Conditions 1/		Limits		Unit
	,	_	Min	Recommended	Max	
Programming current linear point	I <sub>OPLP</sub>			10	20	mA
Output programming current limits	I <sub>OP(MAX)</sub>	Apply current ramp to selected output	155	160	165	mA
Output programming voltage limit	V <sub>OP(MAX)</sub>		24	25	26	V
Current slew rate	SR <sub>IOP</sub>	Constant after linear point	0.9	1.0	1.1	mA/μs
Blow sense voltage	$V_{PS}$		0.7			V
Delay to programming ramp	t <sub>dBP</sub>		2.0	3.0		μS
Time to reach linear point	t <sub>LP</sub>		0.2	1.0	10	μS
Program sense inhibit	t <sub>ss</sub>		2.0	3.0	10	μS
Time to program fuse	t <sub>tp</sub>		3.0		150	μS
Programming ramp hold time	t <sub>hAP</sub>	After fuse programs	1.4	1.5	1.6	μS
Programming ramp fall time <u>2</u> /	t <sub>fIOP</sub>			0.1	0.2	μS

 $<sup>1/</sup> T_C = +25^{\circ}C$ 

TABLE IVE. <u>Programming characteristics for circuit E</u> – Discontinued.

<sup>2/</sup> Rise and fall times are from 10% to 90%.

 $<sup>\</sup>underline{3}$ / Total time  $V_{CC}$  is on to program fuse is equal to or greater than the sum of all the specified delays, pulse widths and rise/fall times.

 $<sup>\</sup>underline{4}$ /  $t_{OFF}$  is equal to or greater than  $t_{ON}$ .

<sup>5/</sup> Proceed to next address after read strobe indicates programmed cell.

TABLE IVF. Programming characteristics for circuit F.

Parameter	Symbol Conditions 1/		Limits			Unit
			Min	Recommended	Max	
V <sub>CC</sub> required during programming	V <sub>CCP</sub>		5.4	5.5	5.6	V
Rise time of program pulse to data out or program pin	t <sub>тьн</sub>		0.34	0.40	0.46	V/µs
Programming voltage on program pin	$V_{PP}$		32.5	33	33.5	V
Output programming voltage	V <sub>OUT</sub>		25.5	26	26.5	V
Programming pin pulse width (CE)	t <sub>PP</sub>	Chip disabled, V <sub>CC</sub> = 5.5 V		100	180	μS
Pulse width of programming voltage	t <sub>p</sub>		1		40	μS
Required current limit of power supply feeding program pin and output during program	ΙL	V <sub>PP</sub> = 33 V, V <sub>OUT</sub> = 26 V, V <sub>CC</sub> = 5.5 V	240			mA
Required time delay between disabling memory output and application of output programming pulse	T <sub>D1</sub>	Measured at 10% levels	70	80	90	μS
Required time delay between removal of programming pulse and enabling memory output	T <sub>D2</sub>		100			ns
Output current during verification	I <sub>OLV1</sub>	Chip enabled, V <sub>CC</sub> = 4.0 V	11	12	13	mA
	I <sub>OLV2</sub>	Chip enabled, V <sub>CC</sub> = 7.0 V	0.19	0.2	0.21	mA
Address input voltage	V <sub>IH</sub>		2.4	5.0	5.5	V
	V <sub>IL</sub>		0.0	0.4	8.0	V
Maximum duty cycle during automatic programming of program pin and output pin	D.C.	t <sub>p</sub> /t <sub>c</sub>			25	%

<u>1</u>/ T<sub>C</sub> = 25°C

TABLE IVG. Programming characteristics for circuit G.

Parameter	Symbol	Conditions 1/	Limits			Unit
			Min	Recommended	Max	]
Required V <sub>CC</sub> for programming	V <sub>CCP</sub>		10.0	10.5	11.0	V
I <sub>CC</sub> during programming	I <sub>CCP</sub>	V <sub>CC</sub> = 11 V			750	mA
Required output voltage for programming	V <sub>OP</sub>		10.0	10.5	11.0	V
Output current while programming	I <sub>OP</sub>	V <sub>OUT</sub> = 11 V			20	mA
Rate of voltage change of V <sub>CC</sub> or output	I <sub>RR</sub>		1.0		10.0	V/μs
Programming pulse width (enabled)	PWE		9	10	11	μS
Required V <sub>CC</sub> for verification	V <sub>CCV</sub>		3.8	4.0	4.2	V
Maximum duty cycle for V <sub>CC</sub> at V <sub>CCP</sub>	MDC			25	25	%
Address set-up time	t <sub>1</sub>		100			ns
V <sub>CCP</sub> set-up time	t <sub>2</sub>	2/	5			μS
V <sub>CCP</sub> hold time	t <sub>5</sub>		100			ns
V <sub>OP</sub> set-up time	t <sub>3</sub>		100			ns
V <sub>OP</sub> hold time	t <sub>4</sub>		100			ns

 $<sup>1/</sup> T_C = +25^{\circ}C.$ 

 $<sup>\</sup>underline{2}\!/\ V_{CCP}$  setup time may be greater than 0 if  $V_{CCP}$  rises at the same rate or faster than  $V_{OP}.$ 

TABLE IVH. Programming characteristics for circuit H .  $\underline{1}$ /

Parameters	Symbol	Min	Nom	Max	Unit
Steady-state supply voltage	$V_{CC}$	4.75	5	5.25	V
Input voltage	V <sub>IH</sub>	3	4	5	V
	$V_{IL}$	0	0	0.5	V
Voltage all outputs except the one to be programmed		0	0	0.5	V
Supply voltage level to program a bit	$V_{CC(pr)}$	5.75	6	6.25	V
Select or enable level to program a bit	$V_{S(pr)}$	9.75	10	11	V
Output level during interval t5	V <sub>O(PR)</sub>	15.75	16	16.25	V
Supply voltage during verification (see step 0)	Low	4.4	4.5	4.6	V
	High	5.4	5.5	5.6	V
Time for V <sub>CC</sub> to settle and to verify need to program	t <sub>1</sub>	0	5	10	μS
Timing from $V_{CC} = 6 \text{ V}$ until chip select (enable) is at 10 V	t <sub>2</sub>	5	5	10	μS
Timing from chip select (enable) high to start or program ramp	t <sub>3</sub>	0.1	5	10	μS
Ramp time, output program pulse	$t_4$	10	15	20	μS
Duration of output program pulse	t <sub>5</sub>	15	20	20	μS
Time from end of program pulse to chip select (enable) low	t <sub>6</sub>	5	5	10	μS
Time from chip select (enable) low to V <sub>CC</sub> = 0 V	t <sub>7</sub>	0.1	5	5	μS
Time for cooling between bits	t <sub>8</sub>	30	50	100	μS
Time for cooling between words	t <sub>9</sub>	30	50		μS

 $<sup>1/</sup> T_C = +25^{\circ}C.$ 

TABLE IVI. Programming characteristics for circuit I.

Parameter	Symbol	Conditions 1/	Limits			Unit
			Min	Recommended	Max	
V <sub>CC</sub> during programming	V <sub>CCP</sub>		5.0		5.5	V
High level input voltage during programming	V <sub>IHP</sub>		2.4		5.5	V
Low level input voltage during programming	V <sub>ILP</sub>		0.0		0.45	V
Chip enable voltage during programming	V <sub>CEP</sub>	CE 1 pin	14.5		15.5	V
Output voltage during programming	V <sub>OP</sub>		19.5		20.5	V
Voltage on outputs not to be programmed	V <sub>ONP</sub>		0		V <sub>CCP</sub> + 0.3	V
Current on outputs not to be programmed	I <sub>ONP</sub>				20	mA
Rate of output voltage change	d(V <sub>OP</sub> )/dt		20		250	V/μs
Rate of chip enable voltage change	d(V <sub>CE</sub> )/dt	CE 1 pin	100		1000	V/μs
Programming period	tp		50		100	μS
V <sub>CC</sub> during programming verification	V <sub>CCL</sub>		4.5		5.0	μS

 $<sup>1/</sup> T_C = +25^{\circ}C.$ 

TABLE IVJ. Programming characteristics for circuit J.

		Limits 1/			
Parameters	Symbol	Min	Recommended	Max	Unit
Address input voltage 2/	V <sub>IH</sub>	2.4	5.0	5.0	V
	VIL	0.0	0.4	0.8	V
Programming/verify voltage to V <sub>CC</sub>	$V_{PH}$	11.75	12.0	12.25	V
	V <sub>PL</sub>	4.5	4.5	5.5	V
Programming voltage current limit with V <sub>PH</sub> applied	I <sub>CCP</sub>	600	600	650	mA
Voltage rise and fall time	t <sub>r</sub>	1.0	1.0	10	μѕ
	t <sub>f</sub>	1.0	1.0	10	μЅ
Programming delay	t <sub>d</sub>	10	10	100	μS
Programming pulse width	t <sub>P</sub>	100		1000	μS
Programming duty cycle	DC		50	90	%
Output voltage enable	V <sub>OPE</sub>	10.0	10.5	11.0	V
Output voltage disable <u>3</u> /	V <sub>OPD</sub>	4.5	5.0	5.5	V

 $<sup>1/</sup> T_C = +25^{\circ}C.$ 

 $<sup>\</sup>underline{2}$ / Address and chip select shall not be left open for V<sub>IH</sub>.

 $<sup>\</sup>underline{3}\!/$  Disable condition shall be met with output open circuit.

### 5. PACKAGING

5.1 <u>Packaging requirements.</u> For acquisition purposes, the packaging requirements shall be as specified in the contract or order (see 6.2). When packaging of materiel is to be performed by DoD or in-house contractor personnel, these personnel need to contact the responsible packaging activity to ascertain packaging requirements. Packaging requirements are maintained by the Inventory Control Point's packaging activity within the Military Service or Defense Agency, or within the military service's system command. Packaging data retrieval is available from the managing Military Department's or Defense Agency's automated packaging files, CD-ROM products, or by contacting the responsible packaging activity.

## 6. NOTES

(This section contains information of a general or explanatory nature which may be helpful, but is not mandatory.)

- 6.1 <u>Intended use.</u> Microcircuits conforming to this specification are intended for logistic support of existing equipment.
  - 6.2 Acquisition requirements. Acquisition documents should specify the following:
    - a. Title, number, and date of the specification.
    - b. PIN and compliance identifier, if applicable (see 1.2).
    - c. Requirements for delivery of one copy of the conformance inspection data pertinent to the device inspection lot to be supplied with each shipment by the device manufacturer, if applicable.
    - d. Requirements for certificate of compliance, if applicable.
    - e. Requirements for notification of change of product or process to contracting activity in addition to notification to the qualifying activity, if applicable.
    - f. Requirements for failure analysis (including required test condition of method 5003 of MIL-STD-883), corrective action, and reporting of results, if applicable.
    - g. Requirements for product assurance options.
    - h. Requirements for special lead lengths, or lead forming, if applicable. Unless otherwise specified, these requirements will not apply to direct purchase by or direct shipment to the Government.
    - i. Requirement for programming the device, including processing option. The device may be programmed pre- or post-burn-in, if applicable.
    - j. Requirements for "JAN" marking.
    - k. Packaging Requirements (see 5.1)
- 6.3 <u>Qualification</u>. With respect to products requiring qualification, awards will be made only for products which are, at the time of award of contract, qualified for inclusion in Qualified Manufacturers List QML-38535 whether or not such products have actually been so listed by that date. The attention of the contractors is called to these requirements, and manufacturers are urged to arrange to have the products that they propose to offer to the Federal Government tested for qualification in order that they may be eligible to be awarded contracts or purchase orders for the products covered by this specification. Information pertaining to qualification of products may be obtained from DSCC-VQ, 3990 E. Broad Street, Columbus, Ohio 43218-3990.

- 6.4 <u>Superseding information</u>. The requirements of MIL-M-38510 have been superseded to take advantage of the available Qualified Manufacturer Listing (QML) system provided by MIL-PRF-38535. Previous references to MIL-M-38510 in this document have been replaced by appropriate references to MIL-PRF-38535. All technical requirements now consist of this specification and MIL-PRF-38535. The MIL-M-38510 specification sheet number and PIN have been retained to avoid adversely impacting existing government logistics systems and contractor's parts lists.
- 6.5 <u>Abbreviations, symbols, and definitions.</u> The abbreviations, symbols, and definitions used herein are defined in MIL-PRF-38535, MIL-HDBK-1331, and as follows:

GND	Ground zero voltage potential.
V <sub>IN</sub>	Voltage level at an input terminal
V <sub>IC</sub>	Input clamp voltage
I <sub>IN</sub>	Current flowing into an input terminal

- 6.6 <u>Logistic support.</u> Lead materials and finishes (see 3.4) are interchangeable. Unless otherwise specified, microcircuits acquired for Government logistic support will be acquired to device class B (see 1.2.2), lead material and finish C (see 3.4). Longer length leads and lead forming should not affect the part number. It is intended that spare devices for logistic support be acquired in the unprogrammed condition (see 3.8.1) and programmed by the maintenance activity, except where use quantities for devices with a specific program or pattern justify stocking of preprogrammed devices.
- 6.7 <u>Substitutability.</u> The cross-reference information below is presented for the convenience of users. Microcircuits covered by this specification will functionally replace the listed generic-industry type. Generic-industry microcircuit types may not have equivalent operational performance characteristics across military temperature ranges or reliability factors equivalent to MIL-M-38510 device types and may have slight physical variations in relation to case size. The presence of this information should not be deemed as permitting substitution of generic-industry types for MIL-M-38510 types or as a waiver of any of the provisions of MIL-PRF-38535.

Military	Generic-industry	Circuit	Fusible	CAGE
device type	Type	Designator	Links	Number
01 <u>1</u> /	76160 / Harris	Α	NiCr	34371
01 <u>1</u> /	53S1680/Monolithic Memories	В	TiW	50364
01 <u>1</u> /	82S190/Signetics Corp.	С	NiCr	18324
01 <u>1</u> /	77S190/National	G	TiW/W	27014
02 <u>1</u> /	76161/Harris	Α	NiCr	34371
02 <u>1</u> /	53S1681 / Monolithic Memories	В	TiW	50364
02, 04	82S191A/Signetics Corp.	С	NiCr	18324
02 <u>1</u> /	3636/Intel	Е	Polysilicon	34649
02 <u>1</u> /	29681/Raytheon	F	NiCr	07933
02 <u>1</u> /	77S191/National	G	TiW/W	27014
02, 04 <u>1</u> /	28S166A/Texas Instruments	Н	TiW	01295
02 <u>1</u> /	27S191/Advanced Micro Devices	I	Platinum	34335
			silicide	
02 <u>1</u> /	76161/Motorola	J	NiCr	04713
03 <u>1</u> /	93Z510/Fairchild	D	ZVE <u>2</u> /	07263
04, 02 <u>1</u> /	93Z511/Fairchild	D	ZVE	07263
05 <u>1</u> /	76165/Harris	Α	NiCr	34371
05 1/	82HS195/Signetics Corp.	С	ZVE	18324

<sup>1/</sup> This generic-industry type is no longer manufactured.

<sup>2/</sup> Zapped vertical emitter.

6.8 <u>Change from previous issue.</u> Marginal notations are not used in this revision to identify changes with respect to the previous issue, due to the extensiveness of the changes.

Custodians: Preparing activity: Army - CR DLA - CC

Navy - EC Air Force - 11 DLA - CC

Review activities: (Project 5962-2006-003)

Army – SM, MI Navy - AS, CG, MC, SH TD Air Force – 03, 19, 99

NOTE: The activities listed above were interested in this document as of the date of this document. Since organization and responsibilities can change, you should verify the currency of the information above using the ASSIST Online database at <a href="http://assist.daps.dla.mil">http://assist.daps.dla.mil</a>.