INCH-POUND
MIL-M-38510/207E
5 October 2007
SUPERSEDING
MIL-M-38510/207D
16 February 2007

### MILITARY SPECIFICATION

MICROCIRCUIT, DIGITAL, 256-BIT, SCHOTTKY, BIPOLAR, PROGRAMMABLE READ-ONLY MEMORY (PROM), MONOLITHIC SILICON

Inactive for new design after 24 July 1995

This specification is approved for use by all Departments and Agencies of the Department of Defense.

The requirements for acquiring the product herein shall consist of this specification sheet and MIL-PRF 38535.

### 1. SCOPE

- 1.1 <u>Scope.</u> This specification covers the detail requirements for monolithic silicon, PROM microcircuits which employ thin film nichrome (NiCr) resistors, tungsten (W), titanium tungsten (TiW), or zapped vertical emitter (ZVE) as the fusible link or programming element. Two product assurance classes and a choice of case outlines and lead material and finishes are provided for each type and are reflected in the complete part number. For this product, the requirements of MIL-M-38510 have been superseded by MIL-PRF-38535, (see 6.4).
  - 1.2 Part or Identifying Number (PIN). The PIN is in accordance with MIL-PRF-38535, and as specified herein.
  - 1.2.1 <u>Device types.</u> The device types are as follows:

Device type	<u>Circuit</u>
01, 03	32 word / 8 bits per word PROM with open collector
02, 04	32 word / 8 bits per word PROM with tri-state output

- 1.2.2 Device class. The device class is the product assurance level as defined in MIL-PRF-38535.
- 1.2.3 <u>Case outlines.</u> The case outlines are as designated in MIL-STD-1835 and as follows:

Outline letter	Descriptive designator	<u>Terminals</u>	Package style
E	GDIP1-T16 or CDIP2-T16	16	Dual-in-line
F	GDFP2-F16 or CDFP3-F16	16	Flat pack

Comments, suggestions, or questions on this document should be addressed to: Commander, Defense Supply Center Columbus, ATTN: DSCC-VAS, P. O. Box 3990, Columbus, OH 43218-3990, or emailed to <a href="mailto:memory@dscc.dla.mil">memory@dscc.dla.mil</a>. Since contact information can change, you may want to verify the currency of this address information using the ASSIST Online database at <a href="http://assist.daps.dla.mil">http://assist.daps.dla.mil</a>

AMSC N/A FSC 5962

### 1.3 Absolute maximum ratings.

Supply voltage range	-0.5 V dc to +7.0 V dc
Input voltage range	-1.5 V dc at -10 mA to +5.5 V dc
Storage temperature range	-65° to +150°C
Lead temperature (soldering, 10 seconds)	+300°C
Thermal resistance, junction to case ( $\theta_{JC}$ ):	
Cases E and F	See MIL-STD-1835 <u>1</u> /
Output voltage applied	-0.5 V dc to +V <sub>CC</sub>
Output sink current	100 mA
Maximum power dissipation (P <sub>D</sub> )	739 mW dc <u>2</u> /
Maximum junction temperature (T <sub>J</sub> )	+175°C <u>3</u> /
Pagammandad aparating conditions	

### 1.4 Recommended operating conditions.

Supply voltage range (V <sub>CC</sub> )	+4.5 V dc minimum to +5.5 V dc maximum
Minimum high-level input voltage (VIH)	2.0 V dc
Maximum low-level input voltage (VIL)	0.8 V dc
Normalized fanout (each output)	16 mA
Case operating temperature range (T <sub>C</sub> )	-55 °C to +125 °C

### 2. APPLICABLE DOCUMENTS

2.1 <u>General.</u> The documents listed in this section are specified in sections 3, 4, or 5 of this specification. This section does not include documents cited in other sections of this specification or recommended for additional information or as examples. While every effort has been made to ensure the completeness of this list, document users are cautioned that they must meet all specified requirements of documents cited in sections 3, 4, or 5 of this specification, whether or not they are listed.

### 2.2 Government documents.

2.2.1 <u>Specifications and Standards.</u> The following specifications and standards form a part of this specification to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

### DEPARTMENT OF DEFENSE SPECIFICATIONS

MIL-PRF-38535 - Integrated Circuits (Microcircuits) Manufacturing, General Specification for.

### DEPARTMENT OF DEFENSE STANDARDS

MIL-STD-883 - Test Method Standard for Microelectronics.

MIL-STD-1835 - Interface Standard Electronic Component Case Outline

(Copies of these documents are available online at <a href="http://assist.daps.dla.mil/quicksearch/">http://assist.daps.dla.mil or from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)</a>

<sup>1/</sup> Heat sinking is recommended to reduce the junction temperature.

<sup>2/</sup> Must withstand the added P<sub>D</sub> due to short circuit test (e.g. I<sub>OS</sub>).

<sup>3/</sup> Maximum junction temperature shall not be exceeded except for allowable short duration burn-in screening conditions per method 5004 of MIL-STD-883.

2.3 <u>Order of precedence.</u> In the event of a conflict between the text of this specification and the references cited herein, the text of this document takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

### 3. REQUIREMENTS

- 3.1 <u>Qualification</u>. Microcircuits furnished under this specification shall be products that are manufactured by a manufacturer authorized by the qualifying activity for listing on the applicable qualified manufacturers list before contract award (see 4.3 and 6.3).
- 3.2 <u>Item requirements</u>. The individual item requirements shall be in accordance with MIL-PRF-38535 and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein.
- 3.3 <u>Design, construction, and physical dimensions.</u> The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein.
  - 3.3.1 <u>Terminal connections</u>. The terminal connections shall be as specified on figure 1.
  - 3.3.2 Truth tables.
- 3.3.2.1 <u>Unprogrammed devices</u>. The truth table for unprogrammed devices for contracts involving no altered item drawing shall be as specified on figure 2. When required in groups A, B, or C inspection (see 4.4), the devices shall be programmed by the manufacturer prior to test in a checkerboard pattern (a minimum of 50 percent of the total number of bits programmed) or to any altered item drawing pattern which includes at least 25 percent of the total number of bits programmed.
- 3.3.2.2 <u>Programmed devices.</u> The truth table for programmed devices shall be as specified by the altered item drawing.
  - 3.3.3 Functional block diagram. The functional block diagram shall be as specified on figure 3.
  - 3.3.4 Case outlines. The case outlines shall be as specified in 1.2.3.
- 3.4 <u>Lead material and finish.</u> The lead material and finish shall be in accordance with MIL-PRF-38535 (see 6.6).
- 3.5 <u>Electrical performance characteristics</u>. Unless otherwise specified, the electrical performance characteristics are as specified in table I, and apply over the full recommended case operating temperature range.
- 3.6 <u>Electrical test requirements</u>. The electrical test requirements for each device class shall be the subgroups specified in table II. The electrical tests for each subgroup are described in table III.
  - 3.7 Marking. Marking shall be in accordance with MIL-PRF-38535.
- 3.8 <u>Processing options</u>. Since the PROM is an unprogrammed device capable of being programmed by either the manufacturer or the user to result in a wide variety of PROM configurations, two processing options are provided for selection in the contract, using an altered item drawing.
- 3.8.1 <u>Unprogrammed PROM delivered to the user</u>. All testing shall be verified through group A testing as defined in 3.3.2.1, table II, and table III. It is recommended that users perform subgroups 7 and 9 after programming to verify the specific program configuration.
- 3.8.2 <u>Manufacture-programmed PROM delivered to the user</u>. All testing requirements and quality assurance provisions herein, including the requirements of the altered item drawing, shall be satisfied by the manufacturer prior to delivery.
- 3.9 <u>Microcircuit group assignment.</u> The devices covered by this specification shall be in microcircuit group number 14 (see Appendix A MIL-PRF-38535.)

TABLE I. <u>Electrical performance characteristics</u>.

Test	Symbol	Conditions 1/	Device	Lir	nits	Units
Test	Symbol	-55°C ≤ T <sub>C</sub> ≤ +125°C unless other wise specified	type	Min	Max	Units
High-level output voltage	Voн	V <sub>CC</sub> = 4.5 V, I <sub>OH</sub> = -2 mA, V <sub>IL</sub> = 0.8 V, V <sub>IH</sub> = 2.0 V	02, 04	2.4		V
Low-level output voltage	VoL	V <sub>CC</sub> = 4.5 V, I <sub>OL</sub> = 16 mA, V <sub>IL</sub> = 0.8 V, V <sub>IH</sub> = 2.0 V	01, 02, 03, 04		0.5	V
Input clamp voltage	VIC	$V_{CC} = 4.5 \text{ V}, I_{IN} = -10 \text{ mA},$ $T_{C} = +25^{\circ}\text{C}$	01, 02, 03, 04		-1.5	V
Maximum collector cut-off current	I <sub>CEX1</sub>	V <sub>CC</sub> = 5.5 V, V <sub>OH</sub> = 5.2 V	01, 03		100	μА
High impedance (off-state) output high current	Іонг	V <sub>CC</sub> = 5.5 V, V <sub>OH</sub> = 5.2 V	02, 04		40	μΑ
High impedance (off-state) output low current	I <sub>OLZ</sub>	V <sub>CC</sub> = 5.5 V, V <sub>OL</sub> = 0.5 V	02, 04		-40	μΑ
High level input current	l <sub>IH1</sub>	V <sub>CC</sub> = 5.5 V, V <sub>IN</sub> = 5.5 V	01, 02, 03, 04		50	μΑ
	I <sub>IH2</sub>	V <sub>CC</sub> = 5.5 V, V <sub>IN</sub> = 4.5 V , special programming pin			100	
Low level input current	I₁∟	V <sub>CC</sub> = 5.5 V, V <sub>IN</sub> = 0.5 V	01, 02, 03, 04	-1.0	-250	μΑ
Short circuit output current	los	$V_{CC} = 5.5 \text{ V},  \underline{2}/$ $V_{O} = 0.0 \text{ V}$	02, 04	-10	-100	mA
Supply current	Icc	V <sub>CC</sub> = 5.5 V, V <sub>IN</sub> = 0 V, outputs = open	01, 02, 03, 04		130	mA
Propagation delay time, high to low level logic, address to	t <sub>PHL1</sub>	V <sub>CC</sub> = 4.5 V and 5.5 V,	01, 02		80	ns
output		C <sub>L</sub> = 30 pF, see figure 4	03, 04		35	
Propagation delay time, low to high level logic, address to	tPLH1	V <sub>CC</sub> = 4.5 V and 5.5 V,	01, 02		80	ns
output		C <sub>L</sub> = 30 pF, see figure 4	03, 04		35	
Propagation delay time, high to low level logic, enable to output	t <sub>PHL2</sub>	V <sub>CC</sub> = 4.5 V and 5.5 V, C <sub>L</sub> = 30 pF, see figure 4	01, 02		50	ns
			03, 04		25	
Propagation delay time, low to high level logic, enable to output	tPLH2	V <sub>CC</sub> = 4.5 V and 5.5 V, C <sub>L</sub> = 30 pF, see figure 4	01, 02		50	ns
			03, 04		25	

 <sup>1/</sup> Complete terminal conditions shall be specified in table III.
 2/ Not more than one output shall be grounded at one time. Output shall be at high logic level prior to test.

Device types	01, 02, 03, and 04
Case outlines	E and F
Terminal number	Terminal symbol
1	01
2	O <sub>2</sub>
3	O <sub>3</sub>
4	O <sub>4</sub>
5	O <sub>5</sub>
6	O <sub>6</sub>
7	O <sub>7</sub>
8	GND
9	O <sub>8</sub>
10	A <sub>0</sub>
11	A <sub>1</sub>
12	A <sub>2</sub>
13	A <sub>3</sub>
14	A <sub>4</sub>
15	CE
16	Vcc

FIGURE 1. <u>Terminal connections.</u>

Word			A	Address		
number	CE	A <sub>4</sub>	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>
NA	L	Х	Х	Х	Х	Х
NA	Н	Х	Х	Х	Х	Х

Word					DAT	Ā			
number	CE	O <sub>1</sub>	02	O <sub>3</sub>	04	O <sub>5</sub>	O <sub>6</sub>	07	O <sub>8</sub>
NA	L	<u>5</u> /	<u>5</u> /	<u>5</u> /	<u>5</u> /	<u>5</u> /	<u>5</u> /	<u>5</u> /	<u>5</u> /
NA	Н	ОС	ОС	OC	ОС	ОС	ОС	OC	ОС

## NOTES:

- NA = Not applicable.
   X = Input may be high level, low level or open circuit.
   OC = Open circuit (high resistance output).
   Program readout can only be accomplished with enable input at low level.
- 5. The outputs for an unprogrammed device shall be high for circuits A and B; and shall be low for circuits C, G, and H.

FIGURE 2. <u>Truth table (unprogrammed).</u>

# CIRCUITS A AND B





FIGURE 3. Functional block diagrams.

# CIRCUIT C



NOTE: This circuit is also used as circuit H.

FIGURE 3. Functional block diagrams – Continued.

# CIRCUIT G





FIGURE 3. Functional block diagrams - Continued.



 $v_{OH}$ 

·1.5 V · V<sub>OL</sub>


# NOTES:

1. Test table for devices programmed in accordance with an altered item drawing may be replaced by the equivalent tests which apply to the specific program configuration for the resulting read-only memory.

OUTPUT WAVEFORM B


- 2.  $C_L$  = 30 pF minimum, including jig and probe capacitance;  $R_1$  = 330  $\Omega$  ±25% and  $R_2$  = 680  $\Omega$  ±20 %.
- 3. Outputs may be under load simultaneously.

FIGURE 4. Switching time test circuit.



NOTE: All other waveform characteristics shall be as specified in table IVA.


FIGURE 5A. Typical programming voltage waveforms during programming for circuit A.



# NOTES:

- 1. Output load is 0.2 mA and 12 mA during 7.0 V and 4.0 V check respectively.
- 2. All other waveform characteristics shall be as specified in table IVB.

FIGURE 5B. Typical programming voltage waveforms during programming for circuit B.



NOTE: All other waveform characteristics shall be as specified in tables IVC.

FIGURE 5C. Typical programming voltage waveforms during programming for circuit C.





FIGURE 5D. Typical programming voltage waveforms during programming for circuit G.



# NOTES:

- 1. All other waveform characteristics shall be as specified in tables IVH.
- 2. Programming verification at both high and low  $V_{CC}$  margins is optional. For convenience, verification can also be executed at the operating  $V_{CC}$  limits specified in the dc characteristics.

FIGURE 5E. Typical programming voltage waveforms during programming for circuit H.

#### 4. VERIFICATION

- 4.1 <u>Sampling and inspection.</u> Sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein.
- 4.2 <u>Screening.</u> Screening shall be in accordance with MIL-PRF-38535 and shall be conducted on all devices prior to qualification and quality conformance inspection. The following additional criteria shall apply:
  - a. The burn-in test duration, test condition, and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The burn-in test circuit shall be maintained under document control by the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015 of MIL-STD-883.
  - b. Interim and final electrical test parameters shall be as specified in table II, except interim electrical parameters test prior to burn-in is optional at the discretion of the manufacturer.
  - c. Additional screening for space level product shall be as specified in MIL-PRF-38535, appendix B.
  - d. Class B devices processed to an altered item drawing may be programmed either before or after burn-in at the manufacturer's discretion. The required electrical testing shall include, as a minimum, the final electrical tests for programmed devices as specified in table II herein. Class S devices processed by the manufacturer to an altered item drawing shall be programmed prior to burn-in.
  - 4.3 <u>Qualification inspection.</u> Qualification inspection shall be in accordance with MIL-PRF-38535. Qualification data for subgroups 7 through 11 shall be by attributes only.
- 4.3.1 <u>Qualification extension</u>. When authorized by the qualifying activity, for qualification inspection, if a manufacturer qualifies faster device type which is manufactured identically to slower device types on this specification, then the slower device types may be qualified by conducting only group A electrical tests and any electrical specified as additional group C subgroups and submitting data in accordance with MIL-PRF-38535 (for example, groups B, C, and D tests are not required).
- 4.4 <u>Technology Conformance inspection (TCI)</u>. Technology conformance inspection shall be in accordance with MIL-PRF-38535 and as specified herein for groups A, B, C, and D inspections (see 4.4.1 through 4.4.4).
- 4.4.1 Group A inspection. Group A inspection shall be in accordance with table III of MIL-PRF-38535 and as follows:
  - a. Electrical test requirements shall be as specified in table II herein.
  - b. Subgroups 4, 5, and 6 shall be omitted.
  - c. For unprogrammed devices, a sample shall be selected to satisfy programmability requirements prior to performing subgroups 9, 10, and 11. Twelve devices shall be submitted to programming (see 3.3.2.1). If more than 2 devices fail to program, the lot shall be rejected. At the manufacturer's option, the sample may be increased to 24 total devices with no more than 4 total device failures allowed.
  - d. For unprogrammed devices, 10 devices from the programmability sample shall be subjected to the requirements of group A, subgroups 9, 10, and 11. If more than two total devices fail in all three subgroups, the lot shall be rejected. At the manufacturer's option, the sample may be increased to 20 total devices with no more than 4 total device failures allowable.

TABLE II. Electrical test requirements.

MIL-PRF-38535		(see table III) <u>2</u> /, <u>3</u> /
test requirements	Class S	Class B
	devices	devices
Interim electrical parameters	1	1
Final electrical test parameters	1*, 2, 3, 7*,	1*, 2, 3,
for unprogrammed devices	8	7*, 8
Final electrical test parameters	1*, 2, 3, 7*	1*, 2, 3, 7*,
for programmed devices	8, 9, 10, 11	8, 9,
Group A test requirements	1, 2, 3, 7, 8,	1, 2, 3, 7, 8
Group A test requirements	9, 10, 11	9, 10, 11
Group B end-point electrical parameters	1, 2, 3, 7, 8,	N/A
when using the method 5005 QCI option	9, 10, 11	IN/A
Group C end-point electrical	1, 2, 3, 7, 8,	1, 2, 3, 7, 8
parameters	9, 10, 11	
Group D test requirements	1, 2, 3, 7, 8	1, 2, 3, 7, 8

- 1/ \* indicates PDA applies to subgroups 1 and 7 (see 4.2c).
- 2/ Any or all subgroups may be combined when using high-speed testers.
- 3/ Subgroups 7 and 8 shall consist of verifying the pattern specified.
- 4.4.2 Group B inspection. Group B inspection shall be in accordance with table II MIL-PRF-38535.
- 4.4.3 Group C inspection. Group C inspection shall be in accordance with table IV of MIL-PRF-38535 and as follows:
  - a. End-point electrical parameters shall be as specified in table II herein.
  - b. The steady-state life test duration, test condition, and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The burnin test circuit shall be maintained under document control by the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005 of MIL-STD-883.
  - c. For qualification inspection, at least 50 percent of the sample selected for testing in subgroup 1 shall be programmed (see 3.3.2). For quality conformance inspection, the programmability sample (see 4.4.1c) shall be included in the life tests.
- 4.4.4 <u>Group D inspection.</u> Group D inspection shall be in accordance with table V of MIL-PRF-38535. Endpoint electrical parameters shall be as specified in table II herein.

TABLE III. <u>Group A inspection for device types 01 and 03.</u> Terminal conditions (outputs not designated are open or resistive coupled to GND or voltage; inputs not designated are  $\geq 2.0$  V, low  $\leq 0.8$  V).

: <u>:</u>	5	^ "	3 3	. 3	3	31 3	: :	n	ä	<b>3</b> 3	: :	Αų	3 3	z	3	3	3 3	3	: :	u	, ,	ä	3	3	n	3	п	mA		
imits	Max	-1.5	3 3		3	0.5	: :	×	3	<b>3</b> 3		-250	3 3	2	3	3	."	3	3 3	100	3 3	n	3	n	3	3	я	130	Ì	
Test limits	Min											-1.0	: :	n	3	3														
Measured	terminal	A,	<b>A</b> 2	ξ Å	5  5	ō	၁ီင်	ő o	ဝိ	ဝီဖ	ο̈ο	A <sub>o</sub>	Ϋ́	Å Å	Ą	띙	A <sub>o</sub>	$A_2$	Š Š	SE SE	0,	o c	ီဝီ	ď	ိဝိ	0,	ő	$V_{CC}$		
16	Vcc	4.5V	3 3	: 3	3	<b>3</b> 3	: 3	3	3	<b>3</b> 3	3 3	5.57	3 3	3	3	3	3 3	3	3 3	3	3 3	3	3	3	3	3	n	11		
15	믱				-10mA	0.5V		з	3	<b>3</b> 3						0.5V				4.5V 5/	<b>3</b> 3	ä	з	a a	3	3	u.	GND		
41	<b>A</b>			-10mA		1/ 2/ 3/	<del>4</del> 1;	×	ä	<b>3</b> 3					0.57				5.57									GND	Ì	
13	A <sub>3</sub>		, wo	-TUMA		1/3/	: :	3	я	<b>3</b> 3				0.57					5.5									GND		
12	A2		-10mA			1/ 3/	: 3	я	3	<b>3</b> 3			740	2.0				5.5										GND		
=	A <sub>1</sub>	-10mA				1/ 3/	: 3	я	3	<b>3</b> 3			0.50				5.57											GND		
10	A <sub>0</sub>	-10mA				1/ 2/ 3/	: :	×	ä	<b>3</b> 3		0.57					5.57											GND	ed.	ed.
6	80										16mA																5.2V		are omitt	are omitte
8	GND	GND	3 3		3	33 3	: :	3	3	<b>3</b> 3	= =	n	3 3	3	3	3	n	3	: :	n	,,	3	3	3	3	3	n	ш	/ <sub>IC</sub> tests	ic tests a
7	07										16mA															5.2V			⁵°C and ∖	°C and \
9	<sup>9</sup> O									16mA															5.2V				$T_{c} = 128$	$T_{\rm C} = -55$
2	O <sub>5</sub>								16mA															5.2V					I, except	I, except
4	04							16mA															5.2V						bgroup '	bgroup '
8	ဝိ						16mA	5														5 27	,						as for su	as for su
2	02						16mA														76.2	3.							nd limits	nd limits
_	9					16mA															5.2V								ditions, a	ditions, a
Cases E,F	Test no.	- 2	დ ₹	4 ro	9	7	သတ	, <del>C</del>	7	12	<u>ნ</u> 4	15	16	- 81	19	20	21 22	23	5 2 2 2	26	27	2 6	8	3 5	32	33	34	32	inal con	inal con
MIL- STD-	883 method					2008	: :	n	3	<b>3</b> 3		3009	3 3	n	u	3	30,10	з	3 3	ä	3 3	3	3	з	3	3	3	3005	Same tests, terminal conditions, and limits as for subgroup 1, except $T_{\text{C}}$ = 125°C and $V_{\text{IC}}$ tests are omitted.	Same tests, terminal conditions, and limits as for subgroup 1, except $T_{\rm c}$ = -55°C and $V_{\rm ic}$ tests are omitted
o d	oyiiiboi	VIC				VoL	_	_	_	_		1	!				lH1	_		ІН2	ICEX							Icc	Same te	Same te
<u> </u>		- L	.5°C																										2	3

See footnotes at end of table.

TABLE III. Group A inspection for device types 01 and 03 – Continued. Terminal conditions (outputs not designated are open or resistive coupled to GND or voltage; inputs not designated are  $\geq 2.0~\rm V_1~low \leq 0.8~\rm V_2$ , or open).

: <u>:</u> -										us	n	n	n n		
Test limits	Max	/9	я	я	3	3	n	я		<u>/</u> 6	/6	/ <del>6</del>	/ <del>6</del>		
Test	Min														
Measured	terminal	δ	S' c	ő ő	ťď	်ီ ဝီ	ီ ဝ်	o ဝိ		Outputs	n	я	3		
16	Vcc	/9i"	3	u	3	3	3	3		/8I	<i>⁄</i> ⊗I	<u>10/</u>	<u>10</u> /		
15	CE	/ <u>"</u>	ä	n	3	3	3	я		GND	GND	<u>10</u> /	<u>10</u> /		
14	<b>A</b> 4	/ <u>9</u> "	ä	n	3	3	3	я		<i>⁄</i> 8I	<i>⊗</i> I	<u>10</u> /	<u>10</u> /		
13	A3	/9	ä	3	3	3	"	ı		/8	/8	<u>10/</u>	<u>10/</u>		
12	A2	/9	я	я	3	3	n	я		/8	/8	<u>10/</u>	<u>10/</u>		
11	A1	/9 "	ä	n	3	3	3	3		⊗I	∞I	<u>10</u> /	<u>10</u> /		
10	A <sub>0</sub>	/9	3	3	3	3	ı	3		/8I	⁄8I	<u>10/</u>	<u>10/</u>		
6	80	/9	3	3	3	3	3	3		/፲	n	n	u		
8	GND	gn9	я	я	3	3	n	я	55°C.	GND	n	n	y		
7	07	/ <u>9</u> "	3	3	3	3	¥	3	°C and -	/Z	n	ä	3	5°C.	°C.
9	90	/ <u>9</u> "	3	3	3	3	¥	3	$T_{c} = 125$	/Z	n	ä	3	T <sub>C</sub> = 125	$T_{\rm C} = -55$
2	O <sub>5</sub>	/9"	3	3	з	я	3	я	, except	/፲	3	я	3	, except	, except
4	04	/9"	3	3	3	3	3	3	ogroup 7	/፲	з	3	3	ogroup 9	ogroup 9
ဇ	03	/9"	3	3	3	3	3	3	as for sub	/፲	з	3	3	as for sub	as for sub
2	02	/9"	3	ä	3	3	¥	ä	d limits	/7	я	ä	3	d limits	d limits
_	δ	/9"	3	3	3	3	3	3	tions, an	/፲	я	з	3	tions, an	tions, an
Cases E,F	Test no.	9°.	3	3	3	3	3	3	nal condi	37	38	39	40	nal condi	nal condi
MIL- STD-	883 method	/9	3	3	3	я	u	3	Same tests, terminal conditions, and limits as for subgroup 7, except $T_c = 125^{\circ}C$ and -55 $^{\circ}C$ .	tPHL1 GALPAT Fig. 4	GALPAT Fig. 4	Sequen- tial Fig. 4	tPLH2 Sequential Fig. 4	Same tests, terminal conditions, and limits as for subgroup 9, except $T_C = 125^{\circ}C$ .	Same tests, terminal conditions, and limits as for subgroup 9, except $T_C$ = -55°C.
, defined	Symbol	Func-	toct	į					Same te	tPHL1	tPLH1	tPHL2	tРLH2	Same te	Same te
4.0	loamice dholgans	2	= O	၁ <sub>့</sub> ၄၃					8	9 Tc=	25°C			10	11

See footnotes at end of table.

TABLE III. Group A inspection for device types 02 and 04. Terminal conditions (outputs not designated are open or resistive coupled to GND or voltage; inputs not designated are  $\geq 2.0~V$ , low  $\leq 0.8~V$ ).

	Unit	>:::::			Д		
mits	Max	<u>.</u>	0. 3.			20	9 4
Test limits	Min			, , , , , , , , , , , , , , , , , , ,	-1.0 a a a		
	Measured terminal	0 4 8 8 4 8	000000000	ō ō ō ō ō ō ō ō ō	O⊟ A A A A o	\$\frac{1}{2} \frac{1}{2} \fr	20000000000000000000000000000000000000
16	\CC	75.7			2.57		
15	빙	-10mA	). V3.	<del>_</del>	0.5V	4 5//	; 4 7; 7; 2; 3; 3; 3; 3; 3; 3; 3; 3; 3; 3; 3; 3; 3;
14	4	-10mA	1/2 12/4 18 18	1 <u>7</u> 11/ 12/13/ 	0.57	5.57	
13	A3	-10mA		1/11/ 12/13/ " " " " " " " " " " " " " " " " " " "	0.5V	5.5V	
12	A <sub>2</sub>	-10mA	<u>/-</u>   	1/11/ 12/13/ " " " " " " " " " " " " " " " " " " "	0.5V	5.5V	
7	A <sub>1</sub>	-10mA	<u>11</u> <u>13</u> 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3	1 <u>7</u> 11/ 12/13/ 	0.5V	5.5V	
10	A <sub>0</sub>	-10mA		1/11/  2/13/ 	0.5V	5.5V	
6	80		16mA	-2.0mA			5.2V
80	GND	QN	3 3 3 3 3 3 3			2 2 2 2 2	
7	6		16mA	-2.0mA			5.2V
9	90		16mA	-2.0mA			5.2V
22	O <sub>5</sub>		16mA	-2.0mA			5.2V
4	040		16mA	-2.0mA			5.2V
8	ဝိ		16mA	-2.0mA			5.2V
2	02		16mA	-2.0mA			5.2V
-	0		16mA	-2.0mA			5.2V
Cases	Test	- N W 4 W O	- 8 0 0 1 2 2 2 4		23 24 25 27 28	33 33 33 33	45 38 33 44 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4
MIL-			3007	3006	3008 "	3010	
		V <sub>IC</sub>	NOL	МОЛ	⊒	표 -	1H2 1OHZ
	Subgroup Symbol	Tc = 25°C				<u> </u>	

See footnotes at end of table.

TABLE III. Group A inspection for devices type 02 and 04 – Continued. Terminal conditions (outputs not designated are open or resistive coupled to GND or voltage; inputs not designated are  $\geq$  2.0 V, low  $\leq$  0.8 V).

	i 5	<u>4</u>		mA		ä	n	3 3	ņ						su	u	ä	3		
Test limits	Max	-40	: 3 3	130	-100	3	3	3 3	n			∕9			<i>6</i> I	/6	<i>⁄</i> 6l	/6		
	Min				-10	ä	ä	3 3	n											
Measured	terminal	ဝ်ဝီဝီဝီဝီဝ	၁၀၀	Λcc	ဝ်ဝီဝံ	ĵo <sup>*</sup>	o	o" d	ြဲဝိ			Outputs			Outputs	n	n	<b>39</b>		
16	Vcc	5.5		u u	3 3 3	3	3	3 3	n			<b>⁄</b> 9			∕8I	/8I	<u>10/</u>	<u>10/</u>		
15	<u>CE</u>	5.5V		GND	0.57	ä	n n	3 3	ш			/9			GND	GND	<u>10</u> /	<u>10</u> /		
41	<b>A</b> 4			GND	$\frac{1}{12}/\frac{11}{13}$	3	n	3 3	ü			/9			<i>⊗</i> I	/8I	<u>10</u> /	<u>10</u> /		
13	A <sub>3</sub>			GND	/	3	3	3 3	п			/9			/8I	/8	<u>10</u> /	<u>10</u> /		
12	A <sub>2</sub>			GND	$\frac{1}{12}/\frac{11}{13}/$	ä	ä	3 3	и			/9			/8I	/8	<u>10</u> /	<u>10</u> /		
11	A1			GND	$\frac{1}{12}/\frac{11}{13}$	3	×	3 3	п			/9			<i>∕</i> 8I	⁄8∣	<u>10</u> /	<u>10</u> /		
10	Ao			GND	$\frac{1}{12}$ , $\frac{11}{13}$	ä	ä	3 3	п	ed.	ed.	/9			/8	/8	<u>10/</u>	<u> 10/</u>		
6	80		0.57						GND	are omitt	are omitte	/9I		c.	/7	n	n	n		
8	GND	Q	: 3 3	u	n	3	u	= =	n	/ <sub>IC</sub> tests	c tests a	GND		<sup>c</sup> = -55°	GND	n	n	n		
7	07		0.5V					CINC	5	°C and \	℃ and V	∕9		°C and T	/7	n	n	n	ပွဲ	Š.
9	90	Ĩ	0.57					GND		$T_c = 125$	$T_{c} = -55^{\circ}$	∕9		$T_c = 125$	/7	n	n	n	roup 9, except T <sub>c</sub> = 125°C.	$T_{c} = -55^{\circ}$
2	02	V3.0					GND			except	except	⁄9		except	/፲	n	u	n	except	except
4	04	0.57				GND				group 1,	group 1,	/9I		group 7,	/7	n	n	n	group 9,	group 9,
က	03	0.5V			UNE	<u>)</u>				s for suk	is for suk	/9		is for suk	/7	n	n	"	s for suk	s for suk
2	02	0.5V			GNĐ					d limits a	d limits a	∕9		d limits a	/7	n	n	n	d limits a	d limits a
-	01	0.5V			GNĐ					ions, an	ions, an	/9		ions, an	/፲	n	n	"	ions, an	ions, an
Cases	Test no.	44 45 47 47	48 50 50	51	52 53 54	55	26	57 58	59	al condit	al condit	09		ıal condit	61	62	63	64	al condit	al condit
MIL- STD-	883 method			3005	3011	3	3	3 3	n	ts, termir	ts, termin	/9		ts, termir	GALPAT Fig. 4	GALPAT Fig. 4	Sequen- tial Fig. 4	Sequen- tial Fig. 4	ts, termin	ts, termir
		lorz		22	sol					Same tests, terminal conditions, and limits as for subgroup 1, except $T_C$ = 125°C and $V_{IC}$ tests are omitted.	Same tests, terminal conditions, and limits as for subgroup 1, except $T_{\text{c}}$ = -55°C and $V_{\text{fc}}$ tests are omitted.	Func-	tests	Same tests, terminal conditions, and limits as for subgroup 7, except $T_c$ = 125°C and $T_c$ = -55°C.	tPHL1 G	tPLH1 G	tPHL2	tPLH2	Same tests, terminal conditions, and limits as for subg	Same tests, terminal conditions, and limits as for subgroup 9, except $T_{\rm c}$ = -55°C.
	Subgroup Symbol	1 Tc = 25°C		•						2	3	7	Tc = 25°C	8	6 L	25°C			10	11

See footnotes at end of table.

## TABLE III. Group A inspection - Continued.

- 1/ For programmed devices, select an appropriate address to acquire the desired output state,  $V_{IL} = 0.8 \text{ V}$ ,  $V_{IH} = 2.0 \text{ V}$ .
- $\underline{2}$ / For unprogrammed devices, apply 11.0 V on pins 10 (  $A_0$  ) and 14 (  $A_4$  ) for circuit A devices.
- $\underline{3}$ / For unprogrammed 02 devices (  $V_{OL}$  test ), apply 0 V on pins 10 (  $A_0$  ) through 14 (  $A_4$  ) for circuit G.
- 4/ For unprogrammed devices, apply 12.0 V on pin 14 (A<sub>4</sub>) for circuit B devices.
- $\underline{5}$ / This test may, at the manufacturer's option, be performed with V<sub>IH</sub> = 5.5 V (pin 15) and test limit of 50  $\mu$ A maximum.
- 6/ The functional tests shall verify that no fuses are blown for unprogrammed devices or that the truth table specified in the altered item drawing exists for programmed devices (see table II and 3.3.2.2).
  All bits shall be tested. Terminal conditions shall be as follows:
  - a. Inputs: H = 3.0 V, L = 0.0 V.
  - b. Outputs: Output voltage shall be:  $H \ge 1.0 \text{ V}$  and L < 1.0 V.
  - c. The functional tests shall be performed with  $V_{CC} = 4.5 \text{ V}$  and  $V_{CC} = 5.5 \text{ V}$ .
- 7/ The outputs are loaded per figure 4.
- 8/ GALPAT (PROGRAMMED PROM).

This program will test all bits in the array, the addressing and interaction between bits for ac performance tpHL1 and tpLH1. Each bit in the pattern is fixed by being programmed with a "H" and "L".

### Description:

- Step 1. Word 0 is read.
- Step 2. Word 1 is read.
- Step 3. Word 0 is read
- Step 4. Word 2 is read.
- Step 5. Word 0 is read.
- Step 6. The reading procedure continues back and forth between word 0 and the next higher numbered word until word 255 is reached, then increments to the next word and reads back and forth as in step 1 through step 6 and shall include all words.
- Step 7. Pass execution time =  $(n^2 + n) \times cycle$  time. N = 256.
- Step 8. The GALPAT tests shall be performed with  $V_{CC}$  = 4.5 V and 5.5 V.

<u>9</u>/

Device	tPHL1	t <sub>PLH1</sub>	tPHL2	t <sub>PLH2</sub>
01, 02	80 ns	80 ns	50 ns	50 ns
03, 04	35 ns	35 ns	25 ns	25 ns

### TABLE III. Group A inspection - Continued.

### 10/ SEQUENTIAL (PROGRAMMED PROM).

This program will test all bits in the array for tPHL2 and tPLH2.

### **Description:**

- Step 1. Each word in the pattern is tested from the enable lines to the output lines for recovery.
- Step 2. Word 0 is addressed. Enable line is pulled high to low and low to high. tpHL2 and tpLH2 are read.
- Step 3. Word 1 is addressed. Same enable sequence as above.
- Step 4. The reading procedure continues until word 255 is reached.
- Step 5. Pass execution time = 256 x cycle time.
- Step 6. The sequential tests shall be performed with  $V_{CC} = 4.5 \text{ V}$  and 5.5 V.
- $\underline{11}$ / For unprogrammed 01, 02 devices (with date codes before 8601), apply 10.0 V to pin 10 ( A<sub>0</sub> ), apply 0.5 V to pin 11 ( A<sub>1</sub> ), and other 5.0 V on all other addresses for circuit C.
- $\underline{12}$ / For unprogrammed 02 devices ( V<sub>OH</sub> test ), with date codes before 8713, apply 0 V to pins 10 ( A<sub>0</sub> ) through 13 ( A<sub>3</sub> ), and 11.5 V to pin 14 ( A<sub>4</sub> ), with date codes of 8713 or later apply 3.0 V to pins 10 ( A<sub>0</sub> ) through 13 ( A<sub>3</sub> ), and 10.5 V to pin 14 ( A<sub>4</sub> ) for circuit G.
- $\underline{13}$ / For unprogrammed devices 01, 02 (with date codes of 8601 or later), 03 and 04, apply 10.0 V to pin 10 (  $A_0$  ), 0.5 V to pins 12, 13, 14, (  $A_2$ ,  $A_3$ ,  $A_4$  ) and 5.0 V to all other addresses for circuit C.

- 4.5 Methods of inspection. Methods of inspection shall be specified and as follows:
- 4.5.1 <u>Voltage and current.</u> All voltages given are referenced to the microcircuit ground terminal. Currents given are conventional and positive when flowing into the referenced terminal.
- 4.6 <u>Programming procedure identification.</u> The programming procedure to be utilized shall be identified by the manufacturer's circuit designator. The circuit designator is cross referenced in paragraph 6.6 herein with the manufacturer's symbol or CAGE number.
- 4.7 <u>Programming procedure for circuit A</u>. The programming characteristics in table IVA and the following procedures shall be used for programming the device.
  - a. Connect the device in the electrical configuration for programming. The waveforms on figure 5A and the programming characteristics in table IVA shall apply to these procedures.
  - b. Address the PROM with the binary address of the word to be programmed. Address inputs are TTL compatible. An open circuit shall not be used to address the PROM.
  - c. Apply V<sub>PL</sub> voltage to V<sub>CC</sub>.
  - d. Bring the  $\overline{CE}_X$  inputs high and the  $\overline{CE}_X$  inputs low to disable the device. The chip enables are TTL compatible. An open circuit shall not be used to disable the device.
  - e. Disable the programming circuitry by applying a voltage of VOPD to the outputs of the PROM.
  - f. Raise V<sub>CC</sub> to V<sub>PH</sub> with rise time less than or equal to t<sub>TLH</sub>.
  - g. After a delay equal to or greater than t<sub>D1</sub> apply only one pulse with amplitude of V<sub>OPE</sub> and duration of t<sub>p</sub> to the output selected for programming. Note that the PROM is supplied with fuses intact, which generates an output high. Programming a fuse will cause the output to go low.
  - h. Lower V<sub>CC</sub> to V<sub>PL</sub> following a delay to t<sub>D2</sub> from programming enable pulse applied to an output.
  - i. Enable the PROM for verification by applying  $V_{IL}$  to  $\overline{CE} \chi$  and  $V_{IH}$  to  $\overline{CE} \chi$ .
  - Apply V<sub>PHV</sub> to V<sub>CC</sub> and verify bit is programmed.
  - k. Repeat steps a through j for all other bits to be programmed in the PROM.
  - For class S and B devices, if any bit does not verify as programmed, it shall be considered a programming reject.

TABLE IVA. Programming characteristics for circuit A.

Parameter	Symbol		Unit		
		Min	Recommended	Max	
Address input voltage 2/	V <sub>IH</sub>	2.4	5.0	5.0	V
	VIL	0.0	0.4	0.5	"
Programming	V <sub>PH</sub> <u>3</u> /	10.75	11.0	11.25	V
Voltage to V <sub>CC</sub> low	V <sub>PL</sub>	0.0	0.0	1.5	V
Program verify	V <sub>PHV</sub>		5.5		V
Verify voltage	V <sub>R</sub> <u>4</u> /	4.5	5.0	5.5	V
Programming input low current at V <sub>PH</sub>	I <sub>ILP</sub>		-300	-600	μА
Programmed voltage (V <sub>CC</sub> ) transition time	tтьн	1	5	10	μs
	tTHL	1	5	10	u
Programming delay	t <sub>D1</sub>	10	10	20	μS
	t <sub>D2</sub>	1	5	5	"
Programming pulse width	t <sub>P</sub> <u>5</u> /	90	100	110	μS
Programming duty cycle	PDC <u>6</u> /		30	60	%
Output voltage Enable	V <sub>OPE</sub> <u>7</u> /	10.5	10.5	11.0	V
Output voltage Disable	V <sub>OPD</sub> <u>7</u> /	0.0	5.0	5.5	V

During the programming the chip must be disabled for proper operation.

- $1/ T_C = +25^{\circ}C.$
- $\underline{2}$ / No inputs should be left open for V<sub>IH</sub>.
- $\underline{3}$ / V<sub>PH</sub> source must be capable of supplying one ampere.
- $\underline{4}\!/$  It is recommended that post programming dual verification be made at  $V_R$  minimum and  $V_R$  maximum.
- 5/ Note step j in programming procedure.
- 6/ Programming duty cycle applies to DIPs only.
- $\underline{\textit{7}}/\ \text{VOPE}$  source must be capable of supplying 10 mA minimum.

- 4.8 <u>Programming procedure for circuit B.</u> The programming characteristics in table IVB and the following procedures shall be used for programming the devices:
  - a. Connect the device in the electrical configuration for programming. The waveforms on figure 5B and the programming characteristics of table IVB shall apply to these procedures.
  - b. Raise V<sub>CC</sub> to 5.5 volts.
  - Address the PROM with binary address of the selected word to be programmed.
     Address inputs are TTL compatible.
  - d. Disable the chip by applying  $V_{IH}$  to the  $\overline{CE}$  input.  $\overline{CE}$  input is TTL compatible.
  - e. Apply the V<sub>PP</sub> pulse to the  $\overline{\text{CE}}$  pin. In order to insure that the output transistor is off before increasing the voltage on the output pin, the program pin's voltage pulse shall precede the output pin's programming pulse by t<sub>D1</sub> and leave after the output pin's programming pulse by t<sub>D2</sub> (see figure 5B).
  - f. Apply the V<sub>OUT</sub> pulse with duration of tp to the output selected for programming (see table IVB). The outputs shall be programmed one output at a time, since internal decoding circuitry is capable of sinking only one unit of programming current at a time. Note that the PROM is supplied with fuses generating a high-level logic output. Programming a fuse will cause the output to go to a low-level logic in the verify mode.
  - g. Other bits in the same word may be programmed sequentially applying V<sub>OUT</sub> pulses to each output to be programmed.
  - h. Repeat 4.8b through 4.8g for all bits to be programmed.
  - i. Enable the chip by applying  $V_{\text{IL}}$  to the  $\overline{\text{CE}}$  input and verify the program.

Verification may check for a low output by requiring the device to sink 12 mA at  $V_{CC} = 4.0 \text{ V}$  and 0.2 mA at  $V_{CC} = 7.0 \text{ V}$  at  $T_{C} = 25^{\circ}\text{C}$ .

j. For classes S and B devices, if any bit does not verify as programmed it shall be considered a programming reject.

TABLE IVB. Programming characteristics for circuit B.

Parameter	Symbol	Conditions		Unit		
	- <b>,</b>		Min	Recommended	Max	
Current into output during programming before the fuse has programmed	I <sub>OUT1</sub>	V <sub>CC</sub> = 5.5 V, V <sub>OUT</sub> = 9.0 V		0.1		mA
		V <sub>CC</sub> = 5.5 V, V <sub>OUT</sub> = 25 V		35		
Current into output during programming after the fuse has programmed	lout2	V <sub>CC</sub> = 5.5 V, V <sub>OUT</sub> = 20 V		3		mA
Rise time of program pulse applied to the data out from 10% to 90%	tтLН		50	60	70	μS
Chip enable ( $\overline{\text{CE}}$ ) pin pulse width	tpp	Chip disabled V <sub>CC</sub> = 5.5 V	80	95	110	μS
Pulse width of programming voltage	tp	Chip disabled V <sub>CC</sub> = 5.5 V	1		40	μS
Fall time of the pulse applied to the CE from 90% to 10%	t <sub>THL</sub>		50		1000	ns
Required time delay between disabling memory output and application of output programming pulse	t <sub>D1</sub>	Measured at 1.5 V levels	70	80	90	μS
Required time delay between removal of programming pulse and enabling memory output	t <sub>D2</sub>	Measured at 1.5 V levels	100			ns
V <sub>CC</sub> required during programming	V <sub>CCP</sub>		5.40	5.50	5.60	V
Output current required during verification	I <sub>OLV1</sub>	T <sub>C</sub> = 25°C, V <sub>CC</sub> = 4.20 V chip enabled	11	12	13	mA
Output current required during verification	I <sub>OLV2</sub>	T <sub>C</sub> = 25°C, V <sub>CC</sub> = 6.0 V chip enabled	0.19	0.2	0.21	mA
Maximum duty cycle during automatic programming of enable and output pin	DC	T <sub>P</sub> /T <sub>C</sub>			25	%
Required programming voltage on the output pin	Vout		20	20	26	V
Required current limit of the power supply feeding the output during programming	ΙL	V <sub>OUT</sub> = 25 V, V <sub>CC</sub> = 5.5 0 V	150			mA

 $1/ T_C = +25^{\circ}C.$ 

- 4.9 <u>Programming procedure for circuit C.</u> The programming characteristics in table IVC and the following procedures shall apply for programming the device:
  - a. Connect the device in the electrical configuration for programming. The waveforms on figure 5C and the programming characteristics in table IVC shall apply for programming to these procedures.
  - b. Terminate all device outputs with a 10 k $\Omega$  resistor to V<sub>CC</sub>.
  - c. Address the PROM with the binary address of the selected word to be programmed. Raise V<sub>CC</sub> to V<sub>CCP</sub>.
  - d. After a tD delay (10  $\mu$ s), apply only one VOUT pulse to the output to be programmed. Program one output at a time.
  - e. After a t<sub>D</sub> delay (10 μs), pulse  $\overline{CE}$  input to logic "0" for a duration of t<sub>P</sub>.
  - f. After a  $t_D$  delay (10  $\mu$ s), remove the  $V_{OUT}$  pulse from the programmed output. Note that the PROM is supplied with fuses generating a low-level logic output. Programming a fuse will cause the output to go to a high-level logic in the verify mode.
  - g. Other bits in the same word may be programmed sequentially while the V<sub>CC</sub> input is at the V<sub>CCP</sub> level by applying V<sub>OUT</sub> pulses to each output to be programmed allowing a delay of t<sub>D</sub> between pulses as shown on figure 5C.
  - h. Repeat 4.9b through 4.9g for all other bits to be programmed.
  - i. To verify programming after  $t_D$  (10  $\mu s$ ) delay, lower  $V_{CC}$  to  $V_{CCH}$  and apply a logic "0" level to both  $\overline{CE}$  input. The programmed output should remain in the "1" state. Again lower  $V_{CC}$  and  $V_{CCL}$  and verify that the programmed output remains in the "1" state.
  - j. For class S and B devices, if any bit does not verify as programmed, it shall be considered a programming reject.

TABLE IVC. Programming characteristics for circuit C.

Parameter	Symbol	Conditions		Unit		
			Min	Recommended	Max	
Programming voltage to VCC	V <sub>CCP</sub> <u>1</u> /	I <sub>CCP</sub> = 375 ±75 mA; transient or steady-state	9.5	10.0	10.5	V
Verification upper limit	Vссн		5.3	5.5	5.7	V
Verification lower limit	VCCL		4.3	4.5	4.7	V
Verify threshold	Vs <u>2</u> /		0.9	1.0	1.1	V
Programming supply current	ICCP	V <sub>CCP</sub> = +8.75 ±0.25 V	200	250	300	mA
Input voltage high level "1"	VIH		2.4		5.5	V
Input voltage low level "0"	VIL		0	0.4	0.8	V
Input current	ΙΗ	V <sub>IH</sub> = +5.5 V			50	μΑ
Input current	I <sub>IL</sub>	V <sub>IL</sub> = +0.4 V			-500	μΑ
Output programming voltage	V <sub>ОUТ</sub> <u>3</u> /	I <sub>OUT</sub> = 65 ±3 mA, transient or steady-state	15.0	15.5	16.0	V
Output programming current	lout	V <sub>OUT</sub> = +17 ±1 V	62	65	68	mA
Programming voltage transition time	tTLH		10		50	μS
CE programming pulse width	tp		300	400	500	μ\$
Pulse sequence delay	t <sub>D</sub>		10			μ\$
Programming duty cycle	t <sub>PR</sub> /				50	%

 $<sup>\</sup>underline{1}/$  Bypass VCC to GND with a 0.01  $\mu\text{F}$  capacitor to reduce voltage spikes.

<sup>2/</sup> Vs is the sensing threshold of the PROM output voltage for a programmed bit. It normally constitutes the reference voltage applied to a comparator circuit to verify a successful fusing attempt.

 $<sup>\</sup>underline{3}$ / Care should be taken to insure the 17 ±1 V output voltage is maintained during the entire fusing cycle. The recommended supply is a constant current source clamped at the specified voltage limit.

- 4.10 <u>Programming procedure for circuit G</u>. The programming characteristics on table IVG and the following procedures shall be used for programming.
  - a. Connect the device in the electrical configuration of programming. The waveforms on figure 5D and the programming characteristics of table IVG shall apply to these procedures.
  - b. Select the desired word by applying high or low levels to the appropriate address inputs. Disable the device by applying a high level to one or more active low chip enable inputs. NOTE: Address and enable inputs must be driven with TTL logic levels during programming and verification.
  - c. Increase  $V_{CC}$  from nominal to  $V_{CCP}$  (10.5  $\pm$ 0.5 V) with a slew rate limit of  $I_{RR}$  (1.0 to 10.0 V/ $\mu$ s). Since  $V_{CC}$  is the source of the current required to program the fuse, as well as the  $I_{CC}$  for the device at the programming voltage, it must be capable of supplying 750 mA at 11.0 volts.
  - d. Select the output where a logical high is desired by raising that output voltage to  $V_{OP}$  (10.5  $\pm$ 0.5 V). Limit the slew rate to  $I_{RR}$  (1.0 to 10.0 V/ $\mu$ s). This voltage change may occur simultaneously with the  $V_{CC}$  increase to  $V_{CCP}$ , but must precede it. It is critical that only one output at a time be programmed since the internal circuits can only supply programming current to one bit at a time. Outputs not being programmed must be left open or connected to a high impedance source of 20 k $\Omega$  minimum (remember that the outputs of the device are disabled at this time).
  - e. Enable the device by taking the chip enable(s) to a low level. This is done with a pulse PWE for 10  $\mu$ s. The 10  $\mu$ s duration refers to the time that the circuit (device) is enabled. Normal input levels are used and rise and fall times are not critical.
  - f. Verify that the bit has been programmed by first removing the programming voltage from the output and then reducing V<sub>CC</sub> to 5.0 V (±0.25 V). The device must be enabled to sense the state of the outputs. During verification, the loading of the output must be within specified I<sub>OL</sub> and I<sub>OH</sub> limits.
  - g. If the device is not to be tested for  $V_{OH}$  over the entire operating range subsequent to programming, the verification of step f is to be performed at a  $V_{CC}$  level of 4.0 volt ( $\pm 0.2 \text{ V}$ ).  $V_{OH}$ , during the 4 volt verification, must be at least 2.0 volts. The 4 volt  $V_{CC}$  verification assures minimum  $V_{OH}$  levels over the entire operating range.
  - h. Repeat steps 4.10b through 4.10f for each bit to be programmed to a high level. If the procedure is performed on an automatic programmer, the duty cycle of V<sub>CC</sub> at the programming voltage must be limited to a maximum of 25%. This is necessary to minimize device junction temperatures. After all selected bits are programmed, the entire contents of the memory should be verified.
  - i. For class S and B devices, if any bit does not verify as programmed it shall be considered a programming reject.

TABLE IVG. Programming characteristics for circuit G.

Parameter	Symbol Conditions			Unit		
	,		Min	Recommended	Max	
Required V <sub>CC</sub> for programming	VCCP		10.0	10.5	11.0	V
I <sub>CC</sub> during programming	ICCP	V <sub>CC</sub> = 11 V			750	mA
Required output voltage for programming	V <sub>OP</sub>		10.0	10.5	11.0	V
Output current while programming	lOP	V <sub>OUT</sub> = 11 V			20	mA
Rate of voltage change of V <sub>CC</sub> or output	I <sub>RR</sub>		1.0		10.0	V/μs
Programming pulse width (enabled)	PWE		9	10	11	μS
Required V <sub>CC</sub> for verification	Vccv		3.8	4.0	4.2	V
Maximum duty cycle for V <sub>CC</sub> at V <sub>CCP</sub>	MDC			25	25	%
Address set-up time	t <sub>1</sub>		100			ns
V <sub>CCP</sub> set-up time	t <sub>2</sub>	<u>2</u> /	5			μS
V <sub>CCP</sub> hold time	t <sub>5</sub>		100			ns
V <sub>OP</sub> set-up time	t <sub>3</sub>		100			ns
V <sub>OP</sub> hold time	t <sub>4</sub>		100			ns

 $<sup>1/</sup> T_C = +25^{\circ}C.$ 

 $<sup>\</sup>underline{\textit{2}}$ / V<sub>CCP</sub> set-up time may be greater than 0 if V<sub>CCP</sub> rises at the same rate or faster than V<sub>OP</sub>.

- 4.11 <u>Programming procedure for circuit H.</u> The programming characteristics in table IVH and the following procedures shall apply for programming the device:
  - a. Connect the device in the electrical configuration for programming. The waveforms on figure 5E and the programming characteristics in table IVH shall apply for programming to these procedures.
  - b. Terminate all device outputs with a 10 k $\Omega$  resistor to V<sub>CC</sub>. The 10 k $\Omega$  is the pullup resistor for open collector devices.
  - c. Address the PROM with the binary address of the selected word to be programmed. Raise V<sub>CC</sub> to V<sub>CCP</sub>.
  - d. After a  $t_D$  delay (10  $\mu$ s), apply  $V_{OPF}$  output to be programmed. Program one output at a time. Note leading edge rise time restrictions.
  - e. After a t<sub>D</sub> delay (10 μs), pulse  $\overline{\text{CE}}$  input to logic "0" for a duration of t<sub>P</sub>.
  - f. After a t<sub>D</sub> delay (10 μs), remove the V<sub>OPF</sub> pulse from the programmed output. Note that the PROM is supplied with fuses generating a low-level logic output. Programming a fuse will cause the output to go to a high-level logic in the verify mode.
  - g. Repeat 4.11d through 4.11f to program other bits at the same address.
  - h. To verify programming of all bits at the same address, after  $t_D$  delay lower  $V_{CC}$  to  $V_{CCVL}$  and apply a logic low level to the  $\overline{CE}_X$  input. All programmed outputs should remain in the same logic high state.
  - i. After to delay, repeat steps 4.11c through 4.11h to program and verify all other address locations.
  - j. After t<sub>D</sub> delay, raise V<sub>CC</sub> to V<sub>CCVH</sub> and verify all memory locations by applying a logic low level to <del>CE</del> and cycling through all device addresses.
  - k. For class S and B devices, if any bit does not verify as programmed, it shall be considered a programming reject.

TABLE IVH. Programming characteristics for circuit H.

Parameter	Symbol	Conditions		Unit		
			Min	Recommended	Max	
Programming voltage to V <sub>CC</sub>	V <sub>CCP</sub> <u>1</u> /	I <sub>CCP</sub> = 425 ±75 mA; transient or steady-state	8.5	8.75	9.0	V
Verification upper limit	Vccvн		5.3	5.5	5.7	V
Verification normal limit	VCCVN		4.75	5.0	5.25	V
Verification lower limit	VCCVL		4.3	4.5	4.7	V
Verify threshold	Vs <u>2</u> /		1.4	1.5	1.6	V
Programming supply current	ICCP	V <sub>CCP</sub> = +8.75 ±0.25 V	350		500	mA
Input voltage high level "1"	VIH		2.4		5.5	V
Input voltage low level "0"	VIL		0		0.8	V
Input current	l <sub>IH</sub>	V <sub>IH</sub> = +5.5 V			50	μΑ
Input current	I <sub>IL</sub>	V <sub>IL</sub> = +0.4 V			-500	μА
Forced output voltage (program)	V <sub>OPF</sub> <u>3</u> /	I <sub>OUT</sub> = 200 ±20 mA, transient or steady-state	17	17.5	18.0	V
Forced output current (program)	IOPF	V <sub>OPF</sub> = +17 ±1 V	180		220	mA
Output pulse rise time	t <sub>RZ</sub>		17	20	25	μS
CE programming pulse width	tp		10	10	25	μS
Pulse sequence delay	t <sub>D</sub>		5	10		μS
Address program verify cycle	tpvA				1	ms
Memory program verify time (continuous)	t <sub>PVM</sub>				20	sec
Fusing attempts per link	FL				1	cycle

 $<sup>\</sup>underline{1}/$  Bypass V<sub>CC</sub> to GND with a 0.01  $\mu F$  capacitor to reduce voltage spikes.

<sup>2/</sup> Vs is the sensing threshold of the PROM output voltage for a programmed bit. It normally constitutes the reference voltage applied to a comparator circuit to verify a successful fusing attempt.

 $<sup>\</sup>underline{3}$ / The voltage should be maintained within specified limits during the entire fusing cycle. For a transient current of 150 mA, limit voltage spikes to a maximum slew rate of 2 V/ $\mu$ s and 10  $\mu$ s maximum recovery.

### 5. PACKAGING

5.1 <u>Packaging requirements.</u> For acquisition purposes, the packaging requirements shall be as specified in the contract or order (see 6.2). When packaging of materiel is to be performed by DoD or in-house contractor personnel, these personnel need to contact the responsible packaging activity to ascertain packaging requirements. Packaging requirements are maintained by the Inventory Control Point's packaging activity within the Military Service or Defense Agency, or within the military service's system command. Packaging data retrieval is available from the managing Military Department's or Defense Agency's automated packaging files, CD-ROM products, or by contacting the responsible packaging activity.

### 6. NOTES

(This section contains information of a general or explanatory nature which may be helpful, but is not mandatory.)

- 6.1 <u>Intended use.</u> Microcircuits conforming to this specification are intended for logistic support of existing equipment.
  - 6.2 Acquisition requirements. Acquisition documents should specify the following:
    - a. Title, number, and date of the specification.
    - b. PIN and compliance identifier, if applicable (see 1.2).
    - c. Requirements for delivery of one copy of the conformance inspection data pertinent to the device inspection lot to be supplied with each shipment by the device manufacturer, if applicable.
    - d. Requirements for certificate of compliance, if applicable.
    - e. Requirements for notification of change of product or process to contracting activity in addition to notification to the qualifying activity, if applicable.
    - f. Requirements for failure analysis (including required test condition of method 5003 of MIL-STD-883), corrective action, and reporting of results, if applicable.
    - g. Requirements for product assurance options.
    - Requirements for special lead lengths, or lead forming, if applicable. Unless otherwise specified, these
      requirements will not apply to direct purchase by or direct shipment to the Government.
    - i. Requirement for programming the device, including processing option.
    - j. Requirements for "JAN" marking.
    - k. Packaging Requirements (see 5.1)
- 6.3 <u>Qualification</u>. With respect to products requiring qualification, awards will be made only for products which are, at the time of award of contract, qualified for inclusion in Qualified Manufacturers List QML-38535 whether or not such products have actually been so listed by that date. The attention of the contractors is called to these requirements, and manufacturers are urged to arrange to have the products that they propose to offer to the Federal Government tested for qualification in order that they may be eligible to be awarded contracts or purchase orders for the products covered by this specification. Information pertaining to qualification of products may be obtained from DSCC-VQ, 3990 E. Broad Street, Columbus, Ohio 43218-3990.

- 6.4 <u>Superseding information</u>. The requirements of MIL-M-38510 have been superseded to take advantage of the available Qualified Manufacturer Listing (QML) system provided by MIL-PRF-38535. Previous references to MIL-M-38510 in this document have been replaced by appropriate references to MIL-PRF-38535. All technical requirements now consist of this specification and MIL-PRF-38535. The MIL-M-38510 specification sheet number and PIN have been retained to avoid adversely impacting existing government logistics systems and contractor's parts lists.
- 6.5 <u>Abbreviations, symbols, and definitions.</u> The abbreviations, symbols, and definitions used herein are defined in MIL-PRF-38535, MIL-HDBK-1331, and as follows:

GND	Electrical ground (common terminal).
I <sub>IN</sub>	Current flowing into an input terminal.
V <sub>IC</sub>	Input clamp voltage.
V <sub>IN</sub>	Voltage level at an input terminal.

- 6.6 <u>Logistic support.</u> Lead materials and finishes (see 3.4) are interchangeable. Unless otherwise specified, microcircuits acquired for Government logistic support will be acquired to device class B (see 1.2.2), lead material and finish A (see 3.4). Longer length leads and lead forming should not affect the part number. It is intended that spare devices for logistic support be acquired in the unprogrammed condition (see 3.8.1) and programmed by the maintenance activity, except where use quantities for devices with a specific program or pattern justify stocking of preprogrammed devices.
- 6.7 <u>Substitutability.</u> The cross-reference information below is presented for the convenience of users. Microcircuits covered by this specification will functionally replace the listed generic-industry type. Generic-industry microcircuit types may not have equivalent operational performance characteristics across military temperature ranges or reliability factors equivalent to MIL-M-38510 device types and may have slight physical variations in relation to case size. The presence of this information should not be deemed as permitting substitution of generic-industry types for MIL-M-38510 types or as a waiver of any of the provisions of MIL-PRF-38535.

Military device type	Generic-industry type	Circuit designator	Fusible links
01 <u>1</u> /	7602 / Harris Semiconductor, CAGE 34371	А	NiCr
01 <u>1</u> /	5330 / Monolithic Memories, CAGE 56364	В	NiCr
02	DM54S288 / National Semiconductor, CAGE 27014	G	TiW / W
02 <u>1</u> /	7603 / Harris Semiconductor, CAGE 34371	А	NiCr
02 <u>1</u> /	5331 / Monolithic Memories, CAGE 56364	В	NiCr
01, 03	82S23A / Signetics Corporation, CAGE 18324	С	NiCr
02, 04	82S123A / Signetics Corporation, CAGE 18324	С	NiCr
01, 03	82S23A / Signetics Corporation, CAGE 18324	H <u>2</u> /	NiCr
01, 03	82S23A/QP Semiconductor	H 2/	ZVE
02, 04	82S123A / Signetics Corporation, CAGE 18324	H <u>2</u> /	NiCr
02, 04	82S123A/QP Semiconductor	H 2/	ZVE

<sup>1/</sup> This generic industry type is no longer manufactured.

<sup>2/</sup> Updated circuit C to circuit H to reflect the current programming method. Contact the manufacturer for the correct programming method being used.

6.8 <u>Change from previous issue.</u> Marginal notations are used in this revision to identify changes with respect to the previous issue.

Custodians: Preparing activity: Army - CR DLA - CC

Navy - EC Air Force - 11 DLA - CC

Review activities: (Project 5962-2007-008)

Army – SM, MI Navy - AS, CG, MC, SH TD Air Force – 03, 19, 99

NOTE: The activities listed above were interested in this document as of the date of this document. Since organization and responsibilities can change, you should verify the currency of the information above using the ASSIST Online database at <a href="http://assist.daps.dla.mil">http://assist.daps.dla.mil</a>.