

LTC4215/LTC4215-2

Hot Swap Controller with I²C Compatible Monitoring

The LTC[®]4215/LTC4215-2 Hot Swap[™] controllers allow

a board to be safely inserted and removed from a live

backplane. Using an external N-channel pass transistor,

board supply voltage and inrush current are ramped up at

an adjustable rate. An I²C interface and onboard ADC allow

for monitoring of load current, voltage and fault status.

The device features adjustable foldback current limit and

a soft-start pin that sets the dl/dt of the inrush current.

An I²C interface may configure the part to latch off or

automatically restart after the LTC4215 detects a current

The controller has additional features to interrupt the host

when a fault has occurred, notify when output power is good, detect insertion of a load card, and power-up either

automatically upon insertion or wait for an I²C command

The LTC4215 has a 20µs circuit breaker filter for applications that require a fast fault response time and it defaults

to latchoff after an overcurrent fault. The LTC4215-2 has

an extended 420µs circuit breaker filter for applications

where supply transients may exceed 20µs and it defaults

to restart automatically after an overcurrent fault.

DESCRIPTION

limit fault.

to turn on.

FEATURES

- Allows Safe Insertion into Live Backplane
- 8-Bit ADC Monitors Current and Voltage
- I²C/SMBus Interface
- Wide Operating Voltage Range: 2.9V to 15V
- 20µs (LTC4215) or 420µs (LTC4215-2) Circuit Breaker Timeout
- dl/dt Controlled Soft-Start
- High Side Drive for External N-Channel MOSFET
- No External Gate Capacitor Required
- Input Overvoltage/Undervoltage Protection
- Optional Latchoff or Auto-Retry After Faults
- Alerts Host After Faults
- Inrush Current Limit with Foldback
- Available in 24-Pin (4mm × 5mm) QFN Package
- LTC4215 also available in 16-Lead Narrow SSOP Package

APPLICATIONS


- Live Board Insertion
- Electronic Circuit Breakers
- Computers, Servers
- Platform Management

Δ7, LT, LTC, LTM, Linear Technology, the Linear logo and Hot Swap are registered trademarks of Linear Technology Corporation. All other trademarks are the property of their respective owners. Protected by U.S. Patent including 7330065.

TYPICAL APPLICATION

12V Application with 5A Circuit Breaker 0.005Ω FDC653N V_{OUT} 12V 1ŦI + **\$** 34.8k Ī **≤**30.1k **ξ**10Ω 0.1µF CONNECTOR 2 CONNECTOR 1 Ŧ **≤**1.18k **≶**3.57k 6KE16A UV V_{DD} SENSE⁺ SENSE GATE SOURCE 3.4k ov FB SDAO ĒN INTV_{CC} SDAI SDA LTC4215UFD SCL **\$**24k SCL ADIN ALERT AI FR INTV_{CC} GPIC INTV_{CC} ON TIMER SS GND _68nF 0.1µF GND BACKPLANE PLUG-IN CARD

Start-Up Waveform






ABSOLUTE MAXIMUM RATINGS (Notes 1, 2)

V
V
V
V
V
V
V

Output Voltages	
GATE, GPIO	–0.3V to 24V
Operating Temperature Range	
LTC4215C	0°C to 70°C
LTC42151	–40°C to 85°C
Storage Temperature Range	
SSOP	–65°C to 150°C
QFN	65°C to 125°C
Lead Temperature (Soldering, 10 sec	;)
SSOP	

PIN CONFIGURATION



ORDER INFORMATION

LEAD FREE FINISH	TAPE AND REEL	PART MARKING*	PACKAGE DESCRIPTION	TEMPERATURE RANGE
LTC4215CGN#PBF	LTC4215CGN#TRPBF	4215	16-Lead Plastic TSSOP	0°C to 70°C
LTC4215IGN#PBF	LTC4215IGN#TRPBF	42151	16-Lead Plastic TSSOP	-40°C to 85°C
LTC4215CUFD#PBF	LTC4215CUFD#TRPBF	4215	24-Lead (4mm × 5mm) Plastic QFN	0°C to 70°C
LTC4215IUFD#PBF	LTC4215IUFD#TRPBF	4215	24-Lead (4mm × 5mm) Plastic QFN	-40°C to 85°C
LTC4215CUFD-2#PBF	LTC4215CUFD-2#TRPBF	42152	24-Lead (4mm × 5mm) Plastic QFN	0°C to 70°C
LTC4215IUFD-2#PBF	LTC4215IUFD-2#TRPBF	42152	24-Lead (4mm × 5mm) Plastic QFN	-40°C to 85°C



ORDER INFORMATION

LEAD BASED FINISH	TAPE AND REEL	PART MARKING*	PACKAGE DESCRIPTION	TEMPERATURE RANGE
LTC4215CGN	LTC4215CGN#TR	4215	16-Lead Plastic TSSOP	0°C to 70°C
LTC4215IGN	LTC4215IGN#TR	42151	16-Lead Plastic TSSOP	-40°C to 85°C
LTC4215CUFD	LTC4215CUFD#TR	4215	24-Lead (4mm × 5mm) Plastic QFN	0°C to 70°C
LTC4215IUFD	LTC4215IUFD#TR	4215	24-Lead (4mm × 5mm) Plastic QFN	-40°C to 85°C
LTC4215CUFD-2	LTC4215CUFD-2#TR	42152	24-Lead (4mm × 5mm) Plastic QFN	0°C to 70°C
LTC4215IUFD-2	LTC4215IUFD-2#TR	42152	24-Lead (4mm × 5mm) Plastic QFN	-40°C to 85°C

Consult LTC Marketing for parts specified with wider operating temperature ranges. *The temperature grade is identified by a label on the shipping container.

For more information on lead free part marking, go to: http://www.linear.com/leadfree/

For more information on tape and reel specifications, go to: http://www.linear.com/tapeandreel/

ELECTRICAL CHARACTERISTICS The \bullet denotes the specifications which apply over the full operating temperature range, otherwise specifications are at T_A = 25°C. V_{DD} = 12V unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
Supplies							
V _{DD}	Input Supply Range			2.9		15	V
V _{OV(VDD)}	Input Supply Overvoltage Threshold			15	15.6	16.5	V
I _{DD}	Input Supply Current		•		3	5	mA
V _{DD(UVL)}	Input Supply Undervoltage Lockout	V _{DD} Rising	•	2.75	2.84	2.89	V
V _{DD(HYST)}	Input Supply Undervoltage Lockout Hysteresis			75	100	125	mV
INTV _{CC}	Internal Regulator Voltage	$V_{DD} \ge 3.3V$		2.9	3.1	3.4	V
INTV _{CC(UVL)}	INTV _{CC} Undervoltage Lockout	INTV _{CC} Rising		2.55	2.64	2.79	V
INTV _{CC(HYST)}	INTV _{CC} Undervoltage Lockout Hysteresis			20	55	75	mV
Current Limit ar	nd Circuit Breaker						
$\Delta V_{\text{SENSE(TH)}}$	Circuit Breaker Threshold (V _{DD} – V _{SENSE})			22.5	25	27.5	mV
ΔV _{SENSE}	Current Limit Voltage (V _{DD} – V _{SENSE})	V _{FB} = 1.3V V _{FB} = 0V Start-Up Timer Expired	•	22 6.5 65	25 10 75	29 13 90	mV mV mV
t _{D(OC)}	OC Fault Filter	$\Delta V_{SENSE} = 50 \text{mV}$, LTC4215 $\Delta V_{SENSE} = 50 \text{mV}$, LTC4215-2	•	15 300	20 420	30 600	μs µs
I _{SENSE(IN)}	SENSE +/- Input Current	V _{SENSE} = 12V		10	20	35	μA
Gate Drive							
ΔV_{GATE}	External N-Channel Gate Drive (V _{GATE} – V _{SOURCE}) (Note 3)	V _{DD} = 2.9V to 15V	•	4.7	5.9	6.5	V
IGATE(UP)	External N-Channel Gate Pull-Up Current	Gate On, $V_{GATE} = 0V$		-15	-20	-30	μA
IGATE(DN)SLOW	External N-Channel Gate Pulldown Current	Gate Off, V _{GATE} = 15V		0.8	1	1.6	mA
I _{GATE(DN)FAST}	Pulldown Current From GATE to SOURCE During OC/UVLO	V_{DD} – SENSE = 100mV, V_{GS} = 4V	•	300	450	700	mA
t _{PHL(SENSE)}	(V _{DD} – SENSE) High to GATE Low	V_{DD} – SENSE = 100mV, C_{GS} = 10nF			0.5	1	μs
V _{GS(POWERBAD)}	Gate-Source Voltage for Power Bad Fault	V _{SOURCE} = 2.9V - 15V		3.8	4.3	4.7	V

ELECTRICAL CHARACTERISTICS The \bullet denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}$ C. $V_{DD} = 12$ V unless otherwise noted.

Owner Voluments (Money Structure) ON Pin Hysteresis On Pin Hyste	SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
Montrystip ON Pin Hysteresis Montrystip ON Pin Hysteresis Montrystip VER(H) ON Pin Input Current Vox = 1.2V 0 0 ±1 Pun VER(H) EN Input Threshold Vgs = Rising 1.215 1.235 1.255 Pun VER(HY) EN Hysteresis 50 1.215 1.235 1.255 Pun Ver(H) OV Pin Threshold Voltage Vox Rising 1.1215 1.235 1.255 Pun Vox(H) OV Pin Threshold Voltage Vox Pin Risers 1.00 30 40 min Vig(H) OV Pin Hysteresis 1.01 30 40 min Vig(H) UV Pin Input Current Vox = 1.8V 0 0 ±1 Pun Vig(H) UV Pin Insest Threshold Voltage Vox = 1.8V 0 0 ±1 Pun Vig(H) UV Pin Insest Threshold Voltage Vox = 1.8V 0 0 ±1 Pun Vig(H) UV Pin Insest Threshold Voltage Vox = 1.8V 0 1.2 <th>Comparator Inpu</th> <th>its</th> <th></th> <th></th> <th></th> <th></th> <th></th> <th></th>	Comparator Inpu	its						
Common OW Pin Input Current V _{ON} = 1.2V Image: Common	V _{ON(TH)}	ON Pin Threshold Voltage	V _{ON} Rising	•	1.210	1.235	1.26	V
EN Input Threshold Vm = Rising 1.215 1.235 1.255 AVENUMST) EN Pin Input Current EN = 3.5V 0 0 ±1 µµ IER EN Pin Input Current EN = 3.5V 0 0 ±1 µµ Voy(Th) OV Pin Threshold Voltage Voy Rising 1.215 1.235 1.255 V VOV(TH) OV Pin Threshold Voltage Voy et alsV 0 ±1 µµ VUV(TH) UV Pin Threshold Voltage Voy et alsV 0 ±1 1.235 1.255 V VuV(TH) UV Pin Threshold Voltage Voy et alsV 0 ±1 µµ VuV(TH) UV Pin Insettenskold Voltage Vuv at alsV 0 ±1 µµ VuV(TH) UV Pin Reset Threshold Voltage Vuv Vuv at alsV 0 ±1 µµ VuV(TH) UV Pin Reset Threshold Voltage Vuv Falling 0.23 0.4 0.47 Vuv(RH) VP In Reset Threshold Voltage Vuv Falling 0 1.1.2 Vuv Pin Threshold 0 </td <td>ΔV_{ON(HYST)}</td> <td>ON Pin Hysteresis</td> <td></td> <td>•</td> <td>60</td> <td>128</td> <td>180</td> <td>mV</td>	ΔV _{ON(HYST)}	ON Pin Hysteresis		•	60	128	180	mV
Latter EN Hysteresis Let Sol 128 200 min Leti EN Fin Input Current EN = 3.5V 0 0 ±1 µµ Vor(TH) OV Pin Threshold Voltage Vor Vising 0 1.215 1.235 1.255 1.0 Vor(TH) OV Pin Threshold Voltage Vor Vising 0 1.215 1.235 1.255 1.0 Vor(TH) UV Pin Threshold Voltage Vur Vising 1.215 1.235 1.255 1.0 Vur(TH) UV Pin Threshold Voltage Vur Vising 0 0 ±1 µµ Vur(TH) UV Pin Input Current Vur Vising 0 0.3 0.4 0.47 1.0 Vur(TH) UV Pin Reset Threshold Voltage Vur Vising 0 0 ±1 µµ Vur(TH) UV Pin Reset Threshold Voltage Vur Vising 0 1.215 1.235 1.255 1.0 Vrg(PIN) UV Pin Reset Threshold Voltage Vur Vising 0 1.1 µ	I _{ON(IN)}	ON Pin Input Current	V _{ON} = 1.2V	•		0	±1	μA
ENROD EN SV Image: Constraint of the second sec	V _{EN(TH)}	EN Input Threshold	V _{EN} = Rising	•	1.215	1.235	1.255	V
IEIR EN Pin Input Current EN = 3.5V • · <	ΔV _{EN(HYST)}	EN Hysteresis		•	50	128	200	mV
Chi Qiu (MST) OV Pin Hysteresis O I 30 40 mining Iow(M) OV Pin Input Current Vov = 1.8V 0 1.215 1.236 1.255 Vov Viv(Hy) UV Pin Input Current Vov = 1.8V 0 66 80 100 mining Viv(Hy) UV Pin Input Current Vov = 1.8V 0 0 1 µµ Viv(H) UV Pin Input Current Vov = 1.8V 0 0 1 µµ Viv(H) UV Pin Reset Threshold Voltage Vov = 1.8V 0 0 1 µµ Viv(H) UV Pin Reset Threshold Hysteresis 6 60 125 210 mining Vrg(HYST) UV Pin Reset Threshold Hysteresis 0 6 1.215 1.236 1.255 1 Vrg(HYST) GPI Pin Input Current FB = 1.8V 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		EN Pin Input Current	EN = 3.5V	•		0	±1	μA
Display OV Pin Input Current V _{OV} = 1.8V Image: Display in the set of the set	V _{OV(TH)}	OV Pin Threshold Voltage	V _{OV} Rising	•	1.215	1.235	1.255	V
Lice UV Pin Threshold Voltage V _{UV} Rising 1.215 1.235 1.255 1.255 ΔV _{UV(HY)} UV Pin Input Current V _{UV} Falling 60 80 100 m² V _{UV(HY)} UV Pin Input Current V _{UV} Falling 0.33 0.4 0.47 0.7 V _{UV(HY)} UV Pin Reset Threshold Voltage V _{UV} Falling 0 0.33 0.4 0.47 0.7 ΔV _{UV(HYST)} UV Pin Reset Threshold Voltage V _{UV} Falling 0 0.33 0.4 0.47 0.7 ΔV _{FB} (HVST) FB Pin Power Good Hysteresis 0 0 ±1 μ ΔV _{FB} (HVST) FB Pin Power Good Hysteresis 0 ±1 μ V _{FB} (HVST) FB Pin Power Good Hysteresis 0 0 ±1 μ V _{FB} (HVST) FB Pin Power Good Hysteresis FB 1.82 0 ±1 μ V _{FB} (HYST) FB Pin Power Good Hysteresis FB 0 0 ±1 μ V _{FD} (O(T) GPIO Pin Input Threshold V _{GPI}	ΔV _{OV(HYST)}	OV Pin Hysteresis		•	10	30	40	mV
ΔU _{U(HYST)} UV Pin Hysteresis Δ 60 80 100 mm Iuv(IN) UV Pin Input Current V _{UV} = 1.8V 0 ±1 µµ VIV(RTH) UV Pin Reset Threshold Voltage V _{UV} Falling 0.33 0.4 0.47 V VIV(RTH) UV Pin Reset Threshold Hysteresis 60 125 210 mm Vrg Foldback Pin Power Good Threshold FB Rising 1.215 1.235 1.255 m Vrg Foldback Pin Power Good Hysteresis 3 8 15 m Vrg Foldback Pin Input Current FB = 1.8V 0.8 1 1.2 M Vge(0(t) GPIO Pin Input Lew Voltage Igerig = 5mA 0.25 0.5 M Igerig(t) GPIO Pin Input Lew Voltage Igerig = 15V 0 ±1 µµ Vagin(c) GPIO Pin Input Lew Voltage Igerig = 15V 0 ±1 µµ Igerig(t) GPIO Pi	I _{OV(IN)}	OV Pin Input Current	V _{OV} = 1.8V	•		0	±1	μA
ΔMU(HYRT) UV Pin Hysteresis Φ 60 80 100 mm LW(M) UV Pin Input Current V _{UV} = 1.8V ● 0.33 0.4 0.47 Put VLV(RH) UV Pin Reset Threshold Voltage V _{UV} Falling ● 0.33 0.4 0.47 Mu VLV(RH) UV Pin Reset Threshold Hysteresis ● 1.215 1.235 1.255 Mu VFB Foldback Pin Power Good Hysteresis ● 0 1 1.215 1.235 1.255 Mu VgFB(MT) GPIO Pin Input Current FB = 1.8V ● 0 ±1 µµ VGPIO(TH) GPIO Pin Input Current FB = 1.8V ● 0.8 1 1.2 Mu GPIO Pin Input Current VGPIO Rising ● 0.8 1 1.2 Mu SQUIRCE Pin Input Current VGPIO Pin Input Leakage Current VGPIO Pin Input Current SQUIRCE + 15V ● 0 ±1 µµ ValgeATE Input (ON, OV, UV, EN) to GATE Off Pin Propagation Delay	V _{UV(TH)}	UV Pin Threshold Voltage	V _{UV} Rising	•	1.215	1.235	1.255	V
UV(N) UV Pin Input Current V _{UV} = 1.8V • 0 ±1 μμ VUV(RTH) UV Pin Reset Threshold Voltage V _{UV} Falling • 0.33 0.4 0.47 V AVUV(RTH) UV Pin Reset Threshold Vysteresis • 60 125 210 m VFB Foldback Pin Power Good Hysteresis • 1.215 1.235 1.255 M AVFB(HYST) EP Din Power Good Hysteresis • 3 8 1.5 m VB Foldback Pin Input Current FB = 1.8V • 0.8 1 1.2 M VGPI0(TH) GPIO Pin Input Threshold VGPI0 = 5mA • 0.25 0.5 M IgPI0(DH) GPIO Pin Input Leakage Current VGPI0 = 15V • 0 ±1 μμ Isource SOURCE Pin Input Courrent SOURCE = 15V • 40 80 120 μμ Isource Time Low Threshold • 1.2 2.5 5 75 M 0 <		UV Pin Hysteresis		•	60	80	100	mV
VUV(RTH) UV Pin Reset Threshold Voltage V _{UV} Falling Image: Constraint of the state in		UV Pin Input Current	V _{UV} = 1.8V	•		0	±1	μA
Orgention Foldback Pin Power Good Threshold FB Rising 1.215 1.235 1.255 M ΔVFB(HYST) FB Pin Power Good Threshold FB Rising 3 8 15 min MFB(HYST) FB Pin Power Good Threshold VgPio(TH) GPIO Pin Input Current FB = 1.8V 0 ±1 μµ VgPio(TH) GPIO Pin Input Threshold VgPio = 5mA 0.8 1 1.2 M Other Pin Functions VgPio(QL) GPIO Pin Input Leakage Current VgPio = 5mA 0 ±1 μµ Isource SOURCE Pin Input Current SOURCE = 15V 40 80 120 μµ Isource SOURCE Pin Input Current SOURCE = 15V 40 80 120 μµ Isource SOURCE Pin Input Current SOURCE = 15V 40 80 120 μµ Isource SOURCE Pin Input Current SOURCE = 15V 40 80 120 μµ Isource SOURCE Turn-On Delay UV (OV EN 50 100 150	V _{UV(RTH)}	UV Pin Reset Threshold Voltage	V _{UV} Falling	•	0.33	0.4	0.47	V
VFB Foldback Pin Power Good Threshold FB Rising ■ 1.215 1.235 1.255 M AVFB(HYST) FB Pin Power Good Hysteresis ■ 3 8 15 m* VFB Flag Foldback Pin Input Current FB = 1.8V ■ 0 ±1 µµ VGPI0(TH) GP10 Pin Input Threshold VGPI0 Rising ■ 0.8 1 1.2 M* VGPI0(TH) GP10 Pin Input Low Voltage IgP10 = 5mA ■ 0.25 0.5 M* IgP10(OH) GP10 Pin Input Leakage Current VGP10 = 15V ■ 40 80 120 µµ Isource SOURCE Pin Input Current SOURCE = 15V ■ 40 80 120 µµ thc(GATE) Input (ON, OV, UV, EN) to GATE Off ● 1 2 µµ VTIMERL(TH) Timer Low Threshold ● 0.17 0.2 0.23 M* VTIMERL(TH) Timer High Threshold ● 0.17 0.2 0.23 M* <	$\Delta V_{UV(RHYST)}$	UV Pin Reset Threshold Hysteresis		•	60	125	210	mV
Topology Foldback Pin Input Current FB = 1.8V ● 0 ±1 μμ VgPio(TH) GPI0 Pin Input Threshold V_GPio Rising ● 0.8 1 1.2 V Other Pin Functions VgPio(TH) GPI0 Pin Output Low Voltage IgPio = 5mA ● 0.25 0.5 V IgPio(OH) GPI0 Pin Input Leakage Current VgPio = 15V ● 0 ±1 μμ Isource SOURCE Pin Input Current SOURCE = 15V ● 40 80 120 μμ trop agation Delay Input (ON, OV, UV, EN) to GATE Off ● 3 5 μ to(GATE) Input (ON, OV, UV, EN) to GATE Off ● 1 2 μμ to(GATE) Turn-On Delay ON U/, OV, EN ● 1 2 μμ VTIMERL(TH) Timer Low Threshold O 1.2 1.235 1.26 V/ VTIMERL(TH) Timer High Threshold Inter Pin Pull-Up Current Interent Up/Down 1.4 2 2.6 μ		Foldback Pin Power Good Threshold	FB Rising	•	1.215	1.235	1.255	V
Irg Foldback Pin Input Current FB = 1.8V Image: Constraint of the state o	$\Delta V_{FB(HYST)}$	FB Pin Power Good Hysteresis		•	3	8	15	mV
Discretion Discretion <thdiscretion< th=""> Discretion Discreti</thdiscretion<>		Foldback Pin Input Current	FB = 1.8V	•		0	±1	μA
Other Pin Functions VGPI0(0L) GP10 Pin Output Low Voltage IgP10 = 5mA ● 0.25 0.5 M IgP10(0H) GP10 Pin Input Leakage Current VGP10 = 15V ● 0 ±1 µµ Isource SOURCE Pin Input Current SOURCE = 15V ● 40 80 120 µµ Isource SOURCE Pin Input Current SOURCE = 15V ● 40 80 120 µµ tp(GATE) Input (ON, OV, UV, EN) to GATE Off ● 3 5 µµ tp(GATE) Turn-On Delay ON ● 1 2 µµ VORGETH Turn-On Delay ON ● 0.17 0.2 0.23 V VTIMERL(TH) Timer Low Threshold ● 0.17 0.2 0.23 V VTIMERL(TH) Timer High Threshold ● 1.2 1.235 1.26 V Intergrowny TIMER Pin Pull-Up Current ● -80 -100 -120 µµ <	V _{GPIO(TH)}	GPIO Pin Input Threshold	V _{GPIO} Rising	•	0.8	1	1.2	V
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$		ons		I				
Interview Source Source 40 80 120 μ Isource Input (ON, OV, UV, EN) to GATE Off Propagation Delay Input (ON, OV, UV, EN) to GATE Off Propagation Delay 0N 1 2 μ to(GATE) Turn-On Delay ON 1 2 μ to(GATE) Turn-On Delay ON 1 2 μ VTIMERL(TH) Timer Low Threshold 0.17 0.2 0.23 0 VTIMERL(TH) Timer High Threshold 0.17 0.2 0.23 0 VTIMERL(UP) TIMER Pin Pull-Up Current 0 1.4 2 2.6 0 HIMER(UP) TIMER Pin Pull-Up Current 0 -80 -100 -120 μμ HIMER(UP/DOWN) TIMER Current Up/Down Ratio 0 1.4 2 2.6 μμ ISS Soft-Start Ramp Pull-Up Current Ramping 0 -7.5 -10 -12.5 μμ MAC Integral Nonlinearity V _{DD} – SENSE (Note 5) 0.2 1.25 2	V _{GPIO(OL)}	GPIO Pin Output Low Voltage	I _{GPIO} = 5mA	•		0.25	0.5	V
Application Input (ON, OV, UV, EN) to GATE Off • 3 5 μ tp(GATE) Turn-On Delay ON • 1 2 μ tb(GATE) Turn-On Delay ON • 1 2 μ VTIMERL(TH) Timer Low Threshold • 0.17 0.2 0.23 M VTIMERH(TH) Timer High Threshold • 1.2 1.235 1.26 M VTIMERL(UP) TIMER Pin Pull-Up Current • -80 -100 -120 μ HIMER(UP) TIMER Pin Pull-Up Current for OC Auto-Retry • 1.4 2 2.6 μ HIMER(UP/DOWN) TIMER Current Up/Down Ratio • 40 50 60 1.5 3 -10 -12.5 μ INES Soft-Start Ramp Pull-Up Current Ramping • -7.5 -10 -12.5 μ INL Integral Nonlinearity VDD – SENSE (Note 5) • -2 0.5 2 LSI VOS	I _{GPIO(OH)}	GPIO Pin Input Leakage Current	V _{GPIO} = 15V	•		0	±1	μA
Propagation Delay ON 1 2 μμ to(GATE) Turn-On Delay ON 1 2 μμ VTMERL(TH) Timer Low Threshold • 0.17 0.2 0.23 0.9 VTIMERL(TH) Timer High Threshold • 0.17 0.2 0.23 0.9 VTIMERL(TH) Timer High Threshold • 1.2 1.235 1.26 0.9 VTIMERL(UP) TIMER Pin Pull-Up Current • -80 -100 -120 μμ ITIMER(UP) TIMER Pin Pull-Up Current for OC Auto-Retry • 1.4 2 2.6 μμ ITIMER(UP/DOWN) TIMER Current Up/Down Ratio • 40 50 60 18 Soft-Start Ramp Pull-Up Current Ramping Waiting for GATE to Slew • -7.5 -10 -12.5 μμ NL Integral Nonlinearity V _{DD} – SENSE (Note 5) SOURCE • -2 0.5 2 LSI VOS Offset Error (Note 4) V _{DD} – SENSE SOURCE •	ISOURCE	SOURCE Pin Input Current	SOURCE = 15V	•	40	80	120	μA
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	t _{P(GATE)}			•		3	5	μs
$\begin{tabular}{ c c c c c c c c c c c } \hline Timer High Threshold & & 1.2 & 1.235 & 1.26 & V \\ \hline V_{TIMERH(TH)} & Timer High Threshold & & & -80 & -100 & -120 & \mu \mu \\ \hline I_{TIMER(UP)} & TIMER Pin Pull-Up Current for OC Auto-Retry & & & 1.4 & 2 & 2.6 & \mu \mu \\ \hline I_{TIMER(DOWN)} & TIMER Current Up/Down Ratio & & & 40 & 50 & 60 & \\ \hline I_{SS} & Soft-Start Ramp Pull-Up Current & Ramping & & -7.5 & -10 & -12.5 & \mu \mu \\ \hline Maiting for GATE to Slew & & & -0.4 & -0.7 & -1.0 & \mu \mu \\ \hline ADC & & & & & & & & \\ \hline RES & Resolution (No Missing Codes) & & & & & & & & \\ \hline INL & Integral Nonlinearity & V_{DD} - SENSE (Note 5) & & & -2 & 0.5 & 2 & LSI \\ \hline V_{OS} & Offset Error (Note 4) & V_{DD} - SENSE & & & & & & & & \\ \hline V_{DD} - SENSE & & & & & & & & & & & & \\ \hline SOURCE & & & & & & & & & & & & & & & & & \\ \hline V_{DD} - SENSE & & & & & & & & & & & & & & & & & & &$	t _{D(GATE)}	Turn-On Delay	UV, OV, EN	•		100	150	μs ms s
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	V _{TIMERL(TH)}	Timer Low Threshold		•	0.17	0.2	0.23	V
$\begin{tabular}{ c c c c c c c c c c c } \hline ITIMER Pin Pull-Up Current & ITIMER (UP) TIMER Pin Pulldown Current for OC Auto-Retry & ITIMER (DOWN) TIMER Pin Pulldown Current for OC Auto-Retry & ITIMER (UP/DOWN) TIMER Current Up/Down Ratio & 40 50 60 & ItimeR (UP/DOWN) TIMER Current Up/Down Ratio & 40 50 60 & ItimeR (UP/DOWN) & ITIMER Current Up/Current & Ramping & ItimeR (UP/DOWN) & ITIMER Current Up/Current & Ramping & ItimeR (UP/DOWN) & ITIMER Current Up/Current & Ramping & ItimeR (UP/DOWN) & ItimeR $		Timer High Threshold		•	1.2	1.235	1.26	V
ITIMER(DOWN)TIMER Pin Pulldown Current for OC Auto-Retry•1.422.6 μ ITIMER(UP/DOWN)TIMER Current Up/Down Ratio•405060IssSoft-Start Ramp Pull-Up CurrentRamping Waiting for GATE to Slew• -7.5 -0.4 -10.7 -0.7 -1.0 -1.0 μ ADCPRESResolution (No Missing Codes)•8BitINLIntegral Nonlinearity V_{DD} - SENSE (Note 5) SOURCE ADIN• -2 -1.25 0.2 $-1.251.25LSILSIVosOffset Error (Note 4)V_{DD} - SENSESOURCE•\pm 2.0\pm 1.0\pm 2.0\pm 1.0LSILSI$		TIMER Pin Pull-Up Current		•	-80	-100	-120	μA
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	TIMER(DOWN)	TIMER Pin Pulldown Current for OC Auto-Retry		•	1.4	2	2.6	μA
ADCWaiting for GATE to Slew \bullet -0.4 -0.7 -1.0 μ ADCRESResolution (No Missing Codes) \bullet 8BitINLIntegral Nonlinearity V_{DD} - SENSE (Note 5) SOURCE \bullet -2 0.5 2LSIVosOffset Error (Note 4) V_{DD} - SENSE SOURCE \bullet -1.25 0.2 1.25 LSIVosOffset Error (Note 4) V_{DD} - SENSE SOURCE \bullet ± 2.0 ± 1.0 LSI	ITIMER(UP/DOWN)	TIMER Current Up/Down Ratio		•	40	50	60	
RESResolution (No Missing Codes)•8BitINLIntegral Nonlinearity V_{DD} - SENSE (Note 5) SOURCE ADIN•-20.52LSIV_{0S}Offset Error (Note 4) V_{DD} - SENSE SOURCE SOURCE SOURCE ADIN•-1.250.21.25LSIV_{0S}Offset Error (Note 4) V_{DD} - SENSE SOURCE SOURCE•±2.0 ±1.0LSI	I _{SS}	Soft-Start Ramp Pull-Up Current	Ramping Waiting for GATE to Slew	•				μA μA
INLIntegral Nonlinearity V_{DD} - SENSE (Note 5) SOURCE ADIN \bullet -2 0.5 2 LSI LSI LSI V_{0S} Offset Error (Note 4) V_{DD} - SENSE SOURCE \bullet -1.25 0.2 1.25 LSI LSI 	ADC							
SOURCE ADIN • -1.25 -1.25 0.2 0.2 1.25 LSI LSI LSI LSI V _{0S} Offset Error (Note 4) V _{DD} - SENSE SOURCE • ±2.0 ±1.0 LSI LSI	RES	Resolution (No Missing Codes)		•	8			Bits
ADIN ● -1.25 0.2 1.25 LSI V _{0S} Offset Error (Note 4) V _{DD} - SENSE SOURCE ● ±2.0 ±1.0 LSI LSI	INL	Integral Nonlinearity		•				LSB
V _{0S} Offset Error (Note 4)V _{DD} - SENSE SOURCE•±2.0 ±1.0LSI LSI						0.2		LSB
SOURCE ±1.0 LSI	Vac	Offect Error (Note 4)			-1.20	0.2		
	V OS		SOURCE					LSB LSB LSB





ELECTRICAL CHARACTERISTICS The \bullet denotes the specifications which apply over the full operating temperature range, otherwise specifications are at T_A = 25°C. V_{DD} = 12V unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
TUE	Total Unadjusted Error	V _{DD} – SENSE SOURCE ADIN	•			±5.5 ±5.0 ±5.0	LSB LSB LSB
FSE	Full-Scale Error	V _{DD} – SENSE SOURCE ADIN	•			±5.5 ±5.0 ±5.0	LSB LSB LSB
V _{FS}	Full-Scale Voltage (255 • V _{LSB})	V _{DD} – SENSE SOURCE ADIN	•	37.625 15.14 1.205	38.45 15.44 1.23	39.275 15.74 1.255	mV V V
R _{ADIN}	ADIN Pin Sampling Resistance	V _{ADIN} = 1.28V		1	2		MΩ
I _{ADIN}	ADIN Pin Input Current	V _{ADIN} = 1.28V	٠		0	±0.1	μA
	Conversion Rate				10		Hz
I ² C Interface			1				
V _{ADR(H)}	ADR0, ADR1, ADR2 Input High Voltage		•	INTV _{CC} -0.8	INTV _{CC} -0.4	INTV _{CC} -0.2	V
I _{ADR(IN,Z)}	ADR0, ADR1, ADR2 Hi-Z Input Current		•	3		-3	μΑ μΑ
V _{ADR(L)}	ADR0, ADR1, ADR2 Input Low Voltage		٠	0.2	0.4	0.8	V
I _{ADR(IN)}	ADR0, ADR1, ADR2 Input Current	ADR0, ADR1, ADR2 = 0V, INTV _{CC}	•	-80		80	μA
ALERT	ALERT Input Current	ALERT = 6.5V	٠			±1	μA
VALERT(OL)	ALERT Output Low Voltage	I _{ALERT} = 3mA	•		0.2	0.4	V
V _{SDA,SCL(TH)}	SDA, SCL Input Threshold			1.3	1.7	1.9	V
I _{SDA,SCL(OH)}	SDA, SCL Input Current	SCL, SDA = 6.5V	•			±1	μA
V _{SDA(OL)}	SDA Output Low Voltage	I _{SDA} = 3mA			0.2	0.4	V
I ² C Interface T	iming						
f _{SCL(MAX)}	SCL Clock Frequency	Operates with $f_{SCL} \le f_{SCL(MAX)}$	•	400	1000		kHz
t _{BUF(MIN)}	Bus Free Time Between Stop/Start Condition				0.12	1.3	μs
t _{HD,STA(MIN)}	Hold Time After (Repeated) Start Condition				30	600	ns
t _{SU,STA(MIN)}	Repeated Start Condition Set-Up Time		•		30	600	ns
t _{SU,STO(MIN)}	Stop Condition Set-Up Time				140	600	ns
t _{HD,DAT(MIN)}	Data Hold Time (Input)				30	100	ns
t _{HD,DATO}	Data Hold Time (Output)			300	500	900	ns
t _{SU,DAT(MIN)}	Data Set-Up Time				30	600	ns
t _{SP}	Suppressed Spike Pulse Width		٠	50	110	250	ns
CX	SCL, SDA Input Capacitance	SDAI Tied to SDAO (Note 6)				10	pF


Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.


Note 2: All currents into pins are positive; all voltages are referenced to GND unless otherwise specified.


Note 3: An internal clamp limits the GATE pin to a minimum of 5V above SOURCE. Driving this pin to voltages beyond the clamp may damage the device. Note 4: Offset error is the offset voltage measured from 1LSB when the output code flickers between 0000 0000 and 0000 0001.


Note 5: Integral nonlinearity is defined as the deviation of a code from a precise analog input voltage. Maximum specifications are limited by the LSB step size and the single shot measurement. Typical specifications are measured from the 1/4, 1/2 and 3/4 areas of the quantization band. Note 6: Guaranteed by design and not subject to test.


TYPICAL PERFORMANCE CHARACTERISTICS $T_A = 25^{\circ}C$, $V_{DD} = 12V$ unless otherwise noted



















Current Limit vs V_{FB}








T_{PHL(GATE)} vs Sense Voltage





TYPICAL PERFORMANCE CHARACTERISTICS $T_A = 25^{\circ}C$, $V_{DD} = 12V$ unless otherwise noted





PIN FUNCTIONS

ADIN (QFN Package): ADC Input. A voltage between 0V and 1.235V applied to this pin is measured by the onboard ADC. Tie to ground if unused.

ADR0, ADR1, ADR2 (ADR1, ADR2 Available in QFN Package): Serial Bus Address Inputs. Tying these pins to ground, to the INTV_{CC} pin or open configures one of 27 possible addresses. See Table 1 in Applications Information.

ALERT: Fault Alert Output. Open-drain logic output that is pulled to ground when a fault occurs to alert the host controller. A fault alert is enabled by the ALERT register. See Applications Information. Tie to ground if unused.

EN (**QFN Package**): Enable Input. Ground this pin to indicate a board is present and enable the N-channel MOSFET to turn on. When this pin is high, the MOSFET is not allowed to turn on. An internal 10μ A current source pulls up this pin. Transitions on this pin are recorded in the Fault register. A high-to-low transition activates the logic to read the state of the ON pin and clear Faults. See Applications Information.

EXPOSED PAD (Pin 25, QFN Package): Exposed Pad may be left open or connected to device ground.

FB: Foldback Current Limit and Power Good Input. A resistive divider from the output is tied to this pin. When the voltage at this pin drops below 1.235V, power is not considered good. The power bad condition may result in the GPIO pin pulling low or going high impedance depending on the configuration of control register bits A6 and A7. Also a power bad fault is logged in this condition if the LTC4215 has finished the start-up cycle and the GATE pin is high. See Applications Information. The start-up current limit folds back from a 25mV sense voltage to 10mV as the FB pin voltage falls from 0.6V to 0V. Foldback is not active once the part leaves start-up and the current limit is increased to 75mV.

GATE: Gate Drive for External N-Channel MOSFET. An internal 20 μ A current source charges the gate of the MOSFET. Often no compensation capacitor is required on the GATE pin, but a resistor and capacitor network from this pin to ground may be used to set the turn-on output voltage slew rate. See Applications Information. During turn-off there is a 1mA pulldown current. During a short circuit or undervoltage lockout (V_{DD} or INTV_{CC}), a 450mA pulldown current source between GATE and SOURCE is activated.

GND: Device Ground.

GPIO: General Purpose Input/Output. Open-drain logic output or logic input. Defaults to an output set to pull low to indicate power is not good. Configure according to Table 2 and 3.

INTV_{CC}: Low Voltage Supply Decoupling Output. Connect a 0.1μ F capacitor from this pin to ground.

ON: On Control Input. A rising edge turns on the external N-channel MOSFET and a falling edge turns it off. This pin also configures the state of the FET On bit in the control register (and hence the external MOSFET) at power up. For example, if the ON pin is tied high, then the FET On bit (A3 in Table 2) goes high 100ms after power-up. Likewise if the ON pin is tied low then the part remains off after power-up until the FET On bit is set high using the I²C bus. A high-to-low transition on this pin clears the fault register.

OV (QFN Package): Overvoltage Comparator Input. Connect this pin to an external resistive divider from V_{DD} . If the voltage at this pin rises above 1.235V, an overvoltage fault is detected and the GATE turns off. Tie to GND if unused.



PIN FUNCTIONS

SCL: Serial Bus Clock Input. Data at the SDA pin is shifted in or out on rising edges of SCL. This is a high impedance pin that is generally driven by an open-collector output from a master controller. An external pull-up resistor or current source is required.

SDAO (QFN Package): Serial Bus Data Output. Open-drain output for sending data back to the master controller or acknowledging a write operation. Normally tied to SDAI to form the SDA line. An external pull-up resistor or current source is required. Internally tied to SDAI in SSOP package.

SDAI: Serial Bus Data Input. A high impedance input for shifting in address, command or data bits. Normally tied to SDAO to form the SDA line. Internally tied to SDAO in SSOP package.

SDA (SSOP Package): Serial Bus Data Input/Output Line. Formed by internally tying the SDAO and SDAI lines together. An external pull-up resistor or current source is required.

SENSE⁺ (**QFN Package**): Positive Current Sense Input. Connect this pin to the input of the current sense resistor. Must be connected to the same trace as V_{DD} . Internally tied to V_{DD} in SSOP package.

SENSE⁻: Negative Current Sense Input. Connect this pin to the output of the current sense resistor. This pin provides sense voltage feedback and monitoring for the current limit, circuit breaker and ADC.

SOURCE: N-Channel MOSFET Source and ADC Input. Connect this pin to the source of the external N-channel MOSFET switch for gate drive return. This pin also serves as the ADC input to monitor output voltage. The pin provides a return for the gate pulldown circuit. **SS**: Soft Start Input. Sets the inrush current slew rate at start-up. Connect a 68nF capacitor to provide 5mV/ms as the slew rate for the sense voltage in start-up. This corresponds to 1A/ms with a $5m\Omega$ sense resistor. Note that a large soft-start capacitor and a small TIMER capacitor may result in a condition where the timer expires before the inrush current has started. Allow an additional 10nF of timer capacitance per 1nF of soft-start capacitor to ensure proper start-up. Use 1nF minimum to ensure an accurate inrush current.


TIMER: Start-Up Timer Input. Connect a capacitor between this pin and ground to set a 12.3ms/ μ F duration for start-up, after which an overcurrent fault is logged if the inrush is still current limited. The duration of the off time is 600ms/ μ F when overcurrent auto-retry is enabled, resulting in a 1:50 duty cycle. An internal timer provides a 100ms start-up time and 5 seconds auto-retry time if this pin is tied to INTV_{CC}. Allow an additional 10nF of timer capacitance per 1nF of soft-start (SS) capacitor to ensure proper start-up. The minimum value for the TIMER capacitor is 10nF.

UV: Undervoltage Comparator Input. Connect this pin to an external resistive divider from V_{DD} . If the voltage at this pin falls below 1.155V, an undervoltage fault is detected and the GATE turns off. Pulling this pin below 0.4V resets all faults and allows the GATE to turn back on. Tie to INTV_{CC} if unused.


V_{DD}: Supply Voltage Input. This pin has an undervoltage lockout threshold of 2.84V and overvoltage lockout threshold of 15.6V.



FUNCTIONAL DIAGRAM



TIMING DIAGRAM







OPERATION

The LTC4215 is designed to turn a board's supply voltage on and off in a controlled manner, allowing the board to be safely inserted or removed from a live backplane. During normal operation, the charge pump and gate driver turn on an external N-channel MOSFET's gate to pass power to the load. The gate driver uses a charge pump that derives its power from the V_{DD} pin. Also included in the gate driver is an internal 6.5V GATE-to-SOURCE clamp. During start-up the inrush current is tightly controlled by using current limit foldback, soft start dl/dt limiting and output dV/dt limiting.

The current sense (CS) amplifier monitors the load current using the difference between the SENSE⁺ (V_{DD} for SSOP) and SENSE⁻ pin voltages. The CS amplifier limits the current in the load by pulling back on the GATE-to-SOURCE voltage in an active control loop when the sense voltage exceeds the commanded value. The CS amplifier requires 20µA input bias current from both the SENSE⁺ and the SENSE⁻ pins.

A short circuit on the output to ground results in excessive power dissipation during active current limiting. To limit this power, the CS amplifier regulates the voltage between the SENSE⁺ and SENSE⁻ pins at 75mV.

If an overcurrent condition persists, the internal circuit breaker (CB) registers a fault when the sense voltage exceeds 25mV for more than 20μ s in the case of the LTC4215 or 420μ s in the case of the LTC4215-2. This indicates to the logic that it is time to turn off the GATE to prevent overheating. At this point the start-up TIMER pin voltage ramps down using the 2μ A current source until the voltage drops below 0.2V (comparator TM1) which tells the logic that the pass transistor has cooled and it is safe to turn it on again if overcurrent auto-retry is enabled. If the TIMER pin is tied to INTV_{CC}, the cool-down time defaults to 5 seconds on an internal system timer in the logic.

The output voltage is monitored using the FB pin and the Power Good (PG) comparator to determine if the power is available for the load. The power good condition can be signaled by the GPIO pin using an open-drain pulldown transistor. The GPIO pin may also be configured to signal power bad, or as a general purpose input (GP comparator), or a general purpose open drain output.

The Functional Diagram shows the monitoring blocks of the LTC4215. The group of comparators on the left side includes the undervoltage (UV), overvoltage (OV), reset (RST), enable (\overline{EN}) and signal on (ON) comparators. These comparators determine if the external conditions are valid prior to turning on the GATE. But first the two undervoltage lockout circuits, UVLO1 and UVLO2, validate the input supply and the internally generated 3.1V supply, INTV_{CC}. UVLO2 also generates the power-up initialization to the logic circuits as INTV_{CC} crosses this rising threshold. If the fixed internal overvoltage comparator, OV2, detects that V_{DD} is greater than 15.6V, the part immediately generates an overvoltage fault and turns the GATE off.

Included in the LTC4215 is an 8-bit A/D converter. The converter has a 3-input multiplexer to select between the ADIN pin, the SOURCE pin and the V_{DD} – SENSE voltage.

An I^2C interface is provided to read the A/D registers. It also allows the host to poll the device and determine if faults have occurred. If the ALERT line is configured as an interrupt, the host is enabled to respond to faults in real time. The typical SDA line is divided into an SDAI (input) and SDAO (output). This simplifies applications using an optoisolator driven directly from the SDAO output. An application which uses optoisolation is shown in Figure 14. The I^2C device address is decoded using the ADRO, ADR1 and ADR2 pins. These inputs have three states each that decode into a total of 27 device addresses. ADR1 and ADR2 are not available in the SSOP package; therefore, those pins are NC in the address map.



A typical LTC4215 application is in a high availability system in which a positive voltage supply is distributed to power individual cards. The device measures card voltages and currents and records past and present fault conditions. The system queries each LTC4215 over the I²C periodically and reads status and measurement information.

A basic LTC4215 application circuit is shown in Figure 1. The following sections cover turn-on, turn-off and various faults that the LTC4215 detects and acts upon. External component selection is discussed in detail in the Design Example section.

Turn-On Sequence

The power supply on a board is controlled by using an external N-channel pass transistor (Q1) placed in the power path. Note that resistor R_S provides current detection. Resistors R1, R2 and R3 define undervoltage and overvoltage levels. R5 prevents high frequency oscillations in Q1 and R6 and C1 form an optional network that may be used to provide an output dV/dt limited start-up.

Several conditions must be present before the external MOSFET turns on. First the external supply, V_{DD} , must exceed its 2.84V undervoltage lockout level. Next the internally generated supply, INTV_{CC}, must cross its 2.64V undervoltage threshold. This generates a 60µs to 120µs

power-on-reset pulse. During reset the fault registers are cleared and the control registers are set or cleared as described in the register section.

After a power-on-reset pulse, the LTC4215 goes through the following turn-on sequence. First the UV and OV pins indicate that input power is within the acceptable range, which is indicated by bits CO-C1 in Table 4. Second, the EN pin is externally pulled low. Finally, all of these conditions must be satisfied for the duration of 100ms to ensure that any contact bounce during insertion has ended.

When these initial conditions are satisfied, the ON pin is checked and it's state written to bit A3 in Table 2. If it is high, the external MOSFET is turned on. If the ON pin is low, the external MOSFET is turned on when the ON pin is brought high or if a serial bus turn-on command is sent by setting bit A3.

The MOSFET is turned on by charging up the GATE with a 20μ A current source. When the GATE voltage reaches the MOSFET threshold voltage, the MOSFET begins to turn on and the SOURCE voltage then follows the GATE voltage as it increases.

When the MOSFET is turning on, it ramps inrush current up linearly at a dl/dt rate selected by capacitor C_{SS} . Once the inrush current reaches the limit set by the FB pin, the




Figure 1. Typical Application



dl/dt ramp stops and the inrush current follows the foldback profile as shown in Figure 2. The TIMER pin integrates at 100 μ A during start-up and once it reaches its threshold of 1.235V, the part checks to see if it is in current limit, which indicates that it has started up into a short-circuit condition. If this is the case, the overcurrent fault bit, D2 in Table 5, is set and the part turns off. If the part is not in current limit, the 25mV circuit breaker is armed and the current limit is switched to 75mV. Alternately an internal 100ms start-up timer may be selected by tying the TIMER pin to INTV_{CC}.

As the SOURCE voltage rises, the FB pin follows as set by R7 and R8. Once FB crosses its 1.235V threshold, and the start-up timer has expired, the GPIO pin, in its default configuration, ceases to pull low and indicates that power is now good.




Figure 2. Power-Up Waveforms

If R6 and C1 are employed for a constant current during start-up, which produces a constant dV/dt at the output, a 20μ A pull-up current from the gate pin slews the gate upwards and the part is not in current limit. The start-up TIMER may expire in this condition and an OC fault is not generated even though start-up has not completed. Either the sense voltage increases to the 25mV CB threshold and

generates an OC fault, or the FB pin voltage crosses its 1.235V power good threshold and the GPIO pin signals power good.

GATE Pin Voltage

A curve of GATE-to-SOURCE drive vs V_{DD} is shown in the Typical Performance Characteristics. At minimum input supply voltage of 2.9V, the minimum GATE-to-SOURCE drive voltage is 4.7V. The GATE-to-SOURCE voltage is clamped below 6.5V to protect the gates of logic level N-channel MOSFETs.

Turn-Off Sequence

The GATE is turned off by a variety of conditions. A normal turn-off is initiated by the ON pin going low or a serial bus turn-off command. Additionally, several fault conditions turn off the GATE. These include an input overvoltage (OV pin), input undervoltage (UV pin), overcurrent circuit breaker (SENSE⁻ pin), or EN transitioning high. Writing a logic one into the UV, OV or OC fault bits (D0-D2 in Table 5) also latches off the GATE if their auto-retry bits are set to false.

Normally the MOSFET is turned off with a 1mA current pulling down the GATE pin to ground. With the MOSFET turned off, the SOURCE and FB voltages drop as C_L discharges. When the FB voltage crosses below its threshold, GPIO pulls low to indicate that the output power is no longer good.

If the V_{DD} pin falls below 2.74V for greater than 2µs or INTV_{CC} drops below 2.60V for greater than 1µs, a fast shut down of the MOSFET is initiated. The GATE pin is pulled down with a 450mA current to the SOURCE pin.

Overcurrent Fault

The LTC4215 features an adjustable current limit that protects against short circuits or excessive load current. An overcurrent fault occurs when the circuit breaker 25mV threshold has been exceeded for longer than the 20 μ s (LTC4215) or 420 μ s (LTC4215-2) time-out delay. Current limiting begins immediately when the current sense voltage between the V_{DD} and SENSE pins reaches 75mV. The GATE



pin is then brought down and regulated in order to limit the current sense voltage to 75mV. When the $20\mu s$ (LTC4215) or $420\mu s$ (LTC4215-2) circuit breaker time out has expired, the overcurrent present bit C2 is set. The external MOSFET is turned off and the overcurrent fault bit D2 is set.

After the MOSFET is turned off, the TIMER capacitor begins discharging with a 2µA pulldown current. When the TIMER pin reaches its 0.2V threshold the MOSFET is allowed to turn on again if the overcurrent fault has been cleared. However, if the overcurrent auto-retry bit, A2 has been set then the MOSFET turns on again automatically without resetting the overcurrent fault. Use a minimum value of 10nF for C_T . If the TIMER pin is bypassed by tying it to INTV_{CC}, the part is allowed to turn on again after an internal 5 second timer has expired, in the same manner as the TIMER pin passing its 0.2V threshold.




Figure 3. Short-Circuit Waveforms

Overvoltage Fault

An overvoltage fault occurs when either the OV pin rises above its 1.235V threshold, or the V_{DD} pin rises above its 15.6V threshold, for more than 2µs. This shuts off the GATE with a 1mA current to ground and sets the overvoltage present bit CO and the overvoltage fault bit DO. If the pin

subsequently falls back below the threshold for 100ms, the GATE is allowed to turn on again unless overvoltage auto-retry has been disabled by clearing bit A0.

Undervoltage Fault

An undervoltage fault occurs when the UV pin falls below its 1.235V threshold for more than 2 μ s. This turns off the GATE with a 1mA current to ground and sets undervoltage present bit C1 and undervoltage fault bit D1. If the UV pin subsequently rises above the threshold for 100ms, the GATE is turned on again unless undervoltage auto-retry has been disabled by clearing bit A1. When power is applied to the device, if UV is below its 1.235V threshold after INTV_{CC} crosses its 2.64V undervoltage lockout threshold, an undervoltage fault is logged in the fault register.

Board Present Change of State

Whenever the \overline{EN} pin toggles, bit D4 is set to indicate a change of state. When the \overline{EN} pin goes high, indicating board removal, the GATE turns off immediately (with a 1mA current to ground) and clears the board present bit, C4. If the \overline{EN} pin is pulled low, indicating a board insertion, all fault bits except D4 are cleared and enable bit, C4, is set. If the \overline{EN} pin remains low for 100ms the state of the ON pin is captured in 'FET On' control bit A3. This turns the switch on if the ON pin is tied high. There is an internal 10µA pull-up current source on the \overline{EN} pin.

If the system shuts down due to a fault, it may be desirable to restart the system simply by removing and reinserting a load card. In cases where the LTC4215 and the switch reside on a backplane or midplane and the load resides on a plug-in card, the EN pin detects when the plug-in card is removed. Figure 4 shows an example where the EN pin is used to detect insertion. Once the plug-in card is reinserted the fault register is cleared (except for D4). After 100ms the state of the ON pin is latched into bit A3 of the control register. At this point the system starts up again.



If a connection sense on the plug-in card is driving the $\overline{\text{EN}}$ pin, insertion or removal of the card may cause the pin voltage to bounce. This results in clearing the fault register when the card is removed. The pin may be debounced using a filter capacitor, C_{EN} , on the $\overline{\text{EN}}$ pin as shown in Figure 4. The filter time is given by:

 $t_{FILTER} = C_{EN} \bullet 123 \text{ [ms/µF]}$




Figure 4. Plug-In Card Insertion/Removal

FET Short Fault

A FET short fault is reported if the data converter measures a current sense voltage greater than or equal to 1.6mV while the GATE is turned off. This condition sets FET short present bit, C5, and FET short fault bit D5.

Power Bad Fault

A power bad fault is reported if the FB pin voltage drops below its 1.235V threshold for more than 2µs when the GATE is high. This pulls the GPIO pin low immediately when configured as power-good, and sets power-bad present bit, C3, and power bad fault bit D3. A circuit prevents power-bad faults if the GATE-to-SOURCE voltage is low, eliminating false power-bad faults during power-up or power-down. If the FB pin voltage subsequently rises back above the threshold, the GPIO pin returns to a high impedance state and bit C3 is reset.

Fault Alerts

When any of the fault bits in FAULT register D are set, an optional bus alert is generated if the appropriate bit in the ALERT register B has been set. This allows only selected faults to generate alerts. At power-up the default state is to not alert on faults. If an alert is enabled, the corresponding fault causes the ALERT pin to pull low. After the bus master controller broadcasts the Alert Response Address, the LTC4215 responds with its address on the SDA line and releases ALERT as shown in Table 6. If there is a collision between two LTC4215s responding with their addresses simultaneously, then the device with the lower address wins arbitration and responds first. The ALERT line is also released if the device is addressed by the bus master.

Once the ALERT signal has been released for one fault, it is not pulled low again until the FAULT register indicates a different fault has occurred or the original fault is cleared and it occurs again. Note that this means repeated or continuing faults do not generate alerts until the associated FAULT register bit has been cleared.

Resetting Faults

Faults are reset with any of the following conditions. First, a serial bus command writing zeros to the FAULT register D clears the associated faults. Second, the entire FAULT register is cleared when the switch is turned off by the ON pin or bit A3 going from high to low, if the UV pin is brought below its 0.4V reset threshold for 2µs, or if INTV_{CC} falls below its 2.64V undervoltage lockout threshold. Finally, when EN is brought from high to low, only FAULT bits D0-D3 are cleared, and bit D4, that indicates a \overline{EN} change of state, is set. Note that faults that are still present, as indicated in STATUS Register C, cannot be cleared.

The FAULT register is not cleared when auto-retrying. When auto-retry is disabled the existence of a D0, D1 or D2 fault keeps the switch off. As soon as the fault is cleared, the switch turns on. If auto-retry is enabled, then a high value in C0, C1 or C2 holds the switch off and the fault register is ignored. Subsequently, when bits C0, C1



and C2 are cleared by removal of the fault condition, the switch is allowed to turn on again.

The LTC4215 will set bit D2 and turn off in the event of an overcurrent fault, preventing it from remaining in an overcurrent condition. If configured to auto-retry, the LTC4215 will continually attempt to restart after cool-down cycles until it succeeds in starting up without generating an overcurrent fault.

Data Converter

The LTC4215 incorporates an 8-bit $\Delta\Sigma$ A/D converter that continuously monitors three different voltages. The $\Delta\Sigma$ architecture inherently averages signal noise during the measurement period. The SOURCE pin has a 1/12.5 resistive divider to monitor a full scale voltage of 15.4V with 60mV resolution. The ADIN pin is monitored with a 1.235V full scale and 4.82mV resolution, and the voltage between the V_{DD} and SENSE pins is monitored with a 38.6mV full scale and 151µV resolution.

Results from each conversion are stored in registers E (Sense), F (Source) and G (ADIN), as seen in Tables 6-8, and are updated 10 times per second. Setting CONTROL register bit A5 invokes a test mode that halts the data converter so that registers E, F, and G may be written to and read from for software testing.

Configuring the GPIO Pin

Table 2 describes the possible states of the GPIO pin using the control register bits A6 and A7. At power-up, the default state is for the GPIO pin to go high impedance when power is good (FB pin greater than 1.235V). Other applications for the GPIO pin are to pull down when power is good, a general purpose output and a general purpose input.

Current Limit Stability

For many applications the LTC4215 current limit will be stable without additional components. However there are certain conditions where additional components may be needed to improve stability. The dominant pole of the current limit circuit is set by the capacitance and resistance at the gate of the external MOSFET, and larger gate capacitance makes the current limit loop more stable. Usually a total of 8nF gate to source capacitance is sufficient for stability and is typically provided by inherent MOSFET C_{GS}, however the stability of the loop is degraded by increasing R_{SENSE} or by reducing the size of the resistor on a gate RC network if one is used, which may require additional gate to source capacitance. Board level short-circuit testing in highly recommended as board layout can also affect transient performance, for stability testing the worst case condition for current limit stability occurs when the output is shorted to ground after a normal startup.

There are two possible parasitic oscillations when the MOSFET operates as a source follower when ramping at power-up or during current limiting. The first type of oscillation occurs at high frequencies, typically above 1MHz. This high frequency oscillation is easily damped with R5 as shown in Figure 1. In some applications, one may find that R5 helps in short-circuit transient recovery as well. However, too large of an R5 value will slow down the turn-off time. The recommended R5 range is between 5Ω and 500Ω .

The second type of source follower oscillation occurs at frequencies between 200kHz and 800kHz due to the load capacitance being between 0.2μ F and 9μ F, the presence of R5 resistance, the absence of a drain bypass capacitor, a combination of bus wiring inductance and bus supply output impedance. To prevent this second type of oscillation avoid load capacitance below 10μ F, alternately connect an external capacitor from the MOSFET gate to ground with a value greater than 1.5μ F.

Supply Transients

The LTC4215 is designed to ride through supply transients caused by load steps. If there is a shorted load and the parasitic inductance back to the supply is greater than 0.5μ H, there is a chance that the supply collapses before the active current limit circuit brings down the GATE pin. If this occurs, the undervoltage monitors pull the GATE



pin low. The undervoltage lockout circuit has a 2 μ s filter time after V_{DD} drops below 2.74V. The UV pin reacts in 2 μ s to shut the GATE off, but it is recommended to add a filter capacitor C_F to prevent unwanted shutdown caused by a transient. Eventually either the UV pin or undervoltage lockout responds to bring the current under control before the supply completely collapses.

Supply Transient Protection

The LTC4215 is safe from damage with supply voltages up to 24V. However, spikes above 24V may damage the part. During a short-circuit condition, large changes in current flowing through power supply traces may cause inductive voltage spikes which exceed 24V. To minimize such spikes, the power trace inductance should be minimized by using wider traces or heavier trace plating. Also, a snubber circuit dampens inductive voltage spikes. Build a snubber by using a 100 Ω resistor in series with a 0.1µF capacitor between V_{DD} and GND. A surge suppressor, Z1 in Figure 1, at the input can also prevent damage from voltage surges.

Design Example

As a design example, take the following specifications: $V_{IN} = 12V$, $I_{MAX} = 5A$, $I_{INRUSH} = 1A$, $dI/dt_{INRUSH} = 10A/ms$, $C_L = 330\mu$ F, $V_{UV(ON)} = 10.75V$, $V_{OV(OFF)} = 14.0V$, $V_{PWRGD(UP)} = 11.6V$, and I^2C ADDRESS = 1010011. This completed design is shown in Figure 1.

Selection of the sense resistor, R_S , is set by the overcurrent threshold of 25mV:

$$R_{S} = \frac{25mV}{I_{MAX}} = 0.005\Omega$$

The MOSFET is sized to handle the power dissipation during inrush when output capacitor C_{OUT} is being charged. A method to determine power dissipation during inrush is based on the principle that:

Energy in CL = Energy in Q1

This uses:

Energy in
$$C_L = \frac{1}{2}CV^2 = \frac{1}{2}(0.33mF)(12)^2$$

or 0.024 joules. Calculate the time it takes to charge up $C_{\mbox{OUT}}\!\!\!\!\!\!\!$

$$t_{\text{STARTUP}} = C_{L} \bullet \frac{V_{\text{DD}}}{I_{\text{INRUSH}}} = 0.33 \text{mF} \bullet \frac{12 \text{V}}{1\text{A}} = 4 \text{ms}$$

The power dissipated in the MOSFET:

$$P_{DISS} = \frac{Energy in C_L}{t_{STARTUP}} = 6W$$

The SOA (safe operating area) curves of candidate MOSFETs must be evaluated to ensure that the heat capacity of the package tolerates 6W for 4ms. The SOA curves of the Fairchild FDC653N provide for 2A at 12V (24W) for 10ms, satisfying this requirement. Since the FDC653N has less than 8μ F of gate capacitance and we are using a GATE RC network, the short circuit stability of the current limit should be checked and improved by adding a capacitor from GATE to SOURCE if needed.

The inrush current is set to 1A using C1:

$$C1 = C_L \bullet \frac{I_{GATE}}{I_{INRUSH}}$$

$$C1 = 0.33 \text{mF} \cdot \frac{20 \mu \text{A}}{1 \text{A}} \text{ or } C1 = 6.8 \text{nF}$$

The inrush dI/dt is set to 10A/ms using C_{SS} :

$$C_{SS} = \frac{I_{SS}}{dI/dt \left(\frac{A}{s}\right)} \bullet 0.0375 \bullet \frac{1}{R_{SENSE}}$$
$$= \frac{10\mu A}{10000} \bullet 0.0375 \bullet \frac{1}{5m\Omega} = 7.5nF$$



For a start-up time of 4ms with a 2x safety margin we choose:

$$C_{\text{TIMER}} = 2 \bullet \frac{t_{\text{STARTUP}}}{12.3 \text{ms}/\mu\text{F}} + C_{\text{SS}} \bullet 10$$
$$C_{\text{TIMER}} = \frac{8 \text{ms}}{12.3 \text{ms}/\mu\text{F}} + 7.5 \text{nF} \bullet 10 \cong 0.68 \mu\text{F}$$

Note the minimum value of C_{TIMER} is 10nF, and each 1nF of soft-start capacitance needs 10nF of TIMER capacitance/time during start-up.

The UV and OV resistor string values can be solved in the following method. First pick R3 based on I_{STRING} being 1.235V/R3 at the edge of the OV rising threshold, where I_{STRING} > 40 μ A. Then solve the following equations:

$$R2 = \frac{V_{OV(OFF)}}{V_{UV(ON)}} \bullet R3 \bullet \frac{UV_{TH(RISING)}}{OV_{TH(FALLING)}} - R3$$

$$R1 = \frac{V_{UV(ON)} \bullet (R3 + R2)}{UV_{TH(RISING)}} - R3 - R2$$

In our case we choose R3 to be $3.4k\Omega$ to give a resistor string current below 100µA. Then solving the equations results in R2 = $1.16k\Omega$ and R1 = $34.6k\Omega$.

The FB divider is solved by picking R8 and solving for R7, choosing $3.57 k\Omega$ for R8 we get:

$$R7 = \frac{V_{PWRGD(UP)} \bullet R8}{FB_{TH(RISING)}} - R8$$

resulting in R7 = $30k\Omega$.

A 0.1 μ F capacitor, C_F, is placed on the UV pin to prevent supply glitches from turning off the GATE via UV or OV.

The address is set with the help of Table 1, which indicates binary address 1010011 corresponds to address 19. Address 19 is set by setting ADR2 high, ADR1 open and ADR0 high.

Next the value of R5 and R6 are chosen to be the default values 10Ω and 15k as discussed previously.

In addition a $0.1 \mu F$ ceramic bypass capacitor is placed on the $INTV_{CC}$ pin.

Layout Considerations

To achieve accurate current sensing, a Kelvin connection is required. The minimum trace width for 1oz copper foil is 0.02" per amp to make sure the trace stays at a reasonable temperature. Using 0.03" per amp or wider is recommended. Note that 1oz copper exhibits a sheet resistance of about $530\mu\Omega/\Box$. Small resistances add up quickly in high current applications. To improve noise immunity, put the resistive dividers to the UV, OV and FB pins close to the device and keep traces to V_{DD} and GND short. It is also important to put the bypass capacitor for the INTV_{CC} pin, C3, as close as possible between $INTV_{CC}$ and GND. A 0.1µF capacitor from the UV pin (and OV pin through resistor R2) to GND also helps reject supply noise. Figure 4 shows a layout that addresses these issues. Note that a surge suppressor, Z1, is placed between supply and ground using wide traces.




Figure 5. Recommended Layout






Figure 6. Data Transfer Over I²C or SMBus

Digital Interface

The LTC4215 communicates with a bus master using a 2-wire interface compatible with I^2C Bus and SMBus, an I^2C extension for low power devices.

The LTC4215 is a read-write slave device and supports SMBus bus Read Byte, Write Byte, Read Word and Write Word commands. The second word in a Read Word command is identical to the first word. The second word in a Write Word command is ignored. Data formats for these commands are shown in Figures 6 to 11.

START and STOP Conditions

When the bus is idle, both SCL and SDA are high. A bus master signals the beginning of a transmission with a start condition by transitioning SDA from high to low while SCL is high, as shown in Figure 6. When the master has finished communicating with the slave, it issues a STOP condition by transitioning SDA from low to high while SCL is high. The bus is then free for another transmission.

I²C Device Addressing

Twenty-seven distinct bus addresses are available using three 3-state address pins, ADR0-ADR2. Table 1 shows the correspondence between pin states and addresses. Note that address bits B7 and B6 are internally configured to 10. In addition, the LTC4215 responds to two special addresses. Address (1011 111) is a mass write address that writes to all LTC4215s, regardless of their individual address settings. Mass write can be disabled by setting register A4 to zero. Address (0001 100) is the SMBus Alert Response Address. If the LTC4215 is pulling low on the $\overline{\text{ALERT}}$ pin, it acknowledges this address by broadcasting its address and releasing the $\overline{\text{ALERT}}$ pin.

Acknowledge

The acknowledge signal is used in handshaking between transmitter and receiver to indicate that the last byte of data was received. The transmitter always releases the SDA line during the acknowledge clock pulse. When the slave is the receiver, it pulls down the SDA line so that it remains LOW during this pulse to acknowledge receipt of the data. If the slave fails to acknowledge by leaving SDA high, then the master may abort the transmission by generating a STOP condition. When the master is receiving data from the slave, the master pulls down the SDA line during the clock pulse to indicate receipt of the data. After the last byte has been received the master leaves the SDA line HIGH (not acknowledge) and issues a stop condition to terminate the transmission.

Write Protocol

The master begins communication with a START condition followed by the seven bit slave address and the R/W bit set to zero, as shown in Figure 7. The addressed LTC4215 acknowledges this and then the master sends a command byte which indicates which internal register the master wishes to write. The LTC4215 acknowledges this and then latches the lower three bits of the command byte into its internal Register Address pointer. The master then delivers the data byte and the LTC4215 acknowledges once more and latches the data into its control register.



LTC4215/LTC4215-2

APPLICATIONS INFORMATION

S	ADDRESS	W	A	COMMAND	Α	DATA	A	Ρ	
	1 0 a4:a0	0	0	X X X X X X b2:b0	0	b7:b0	0		
] FROM MAST] FROM SLAV			IASTER A: N R: R W: N S: S	ot Eai Vri Taf	d bit (H ite bit (rt cone P condi	NLI IGH LO' ITI	ED(1) W) ON N	OW) GE (HIGH)

Figure 7. LTC4215 Serial Bus SDA Write Byte Protocol

S	ADDRESS	W	A	COMMAND	A	DATA	A	DATA	Α	Ρ
	1 0 a4:a0	0	0	X X X X X X b2:b0	0	b7:b0	0	X X X X X X X X X	0	
									421	5 F08

Figure 8. LTC4215 Serial Bus SDA Write Word Protocol

S	ADDRESS	W	Α	COMMAND	Α	S	ADDRESS	R	Α	DATA	Ā	Ρ
	1 0 a4:a0	0	0	X X X X X X b2:b0	0		1 0 a4:a0	1	0	b7:b0	1	
											421	5 F1

Figure 9. LTC4215 Serial Bus SDA Read Byte Protocol

S	ADDRESS	W	A	COMMAND	A	S	ADDRESS	R	A	DATA	A	DATA	Ā	Ρ
	1 0 a4:a0	0	0	X X X X X b2:b0	0		1 0 a4:a0	1	0	b7:b0	0	b7:b0	1	
													421	15 F11

Figure 10. LTC4215 Serial Bus SDA Read Word Protocol

s	ALERT RESPONSE ADDRESS	R	A	DEVICE Address	Ā	Р			
	0001100	1	0	1 0 a4:a0 0	1				

Figure 11. LTC4215 Serial Bus SDA Alert Response Protocol

The transmission is ended when the master sends a STOP condition. If the master continues sending a second data byte, as in a Write Word command, the second data byte is acknowledged by the LTC4215 but ignored, as shown in Figure 8.

Read Protocol

The master begins a read operation with a START condition followed by the seven bit slave address and the R/\overline{W} bit set to zero, as shown in Figure 9. The addressed LTC4215 acknowledges this and then the master sends a command byte which indicates which internal register the master

wishes to read. The LTC4215 acknowledges this and then latches the lower three bits of the command byte into its internal Register Address pointer. The master then sends a repeated START condition followed by the same seven bit address with the R/W bit now set to one. The LTC4215 acknowledges and send the contents of the requested register. The transmission is ended when the master sends a STOP condition. If the master acknowledges the transmitted data byte, as in a Read Word command, Figure 10, the LTC4215 repeats the requested register as the second data byte.



Alert Response Protocol

When any of the fault bits in FAULT register D are set, an optional bus alert is generated if the appropriate bit in the ALERT register B is also set. If an alert is enabled, the corresponding fault causes the ALERT pin to pull low. After the bus master controller broadcasts the Alert Response Address, the LTC4215 responds with its address on the SDA line and then release ALERT as shown in Figure 11.

The ALERT line is also released if the device is addressed by the bus master. The ALERT signal is not pulled low again until the FAULT register indicates a different fault has occurred or the original fault is cleared and it occurs again. Note that this means repeated or continuing faults do not generate alerts until the associated FAULT register bit has been cleared.

DESCRIPTION	DEVICE ADDRESS				DEVICE #	ADDRESS					LTC4215UI Idress Pi	
	h	7	6	5	4	3	2	1	0	ADR2	ADR1	ADRO
Mass Write	BE	1	0	1	1	1	1	1	0	Х	Х	Х
Alert Response	19	0	0	0	1	1	0	0	1	Х	Х	Х
0	80	1	0	0	0	0	0	0	Х	L	NC	L
1	82	1	0	0	0	0	0	1	Х	L	Н	NC
2	84	1	0	0	0	0	1	0	Х	L	NC	NC
3	86	1	0	0	0	0	1	1	Х	L	NC	Н
4	88	1	0	0	0	1	0	0	Х	L	L	L
5	8A	1	0	0	0	1	0	1	Х	L	Н	Н
6	8C	1	0	0	0	1	1	0	Х	L	L	NC
7	8E	1	0	0	0	1	1	1	Х	L	L	Н
8	90	1	0	0	1	0	0	0	Х	NC	NC	L
9	92	1	0	0	1	0	0	1	Х	NC	Н	NC
10	94	1	0	0	1	0	1	0	Х	NC	NC	NC
11	96	1	0	0	1	0	1	1	Х	NC	NC	H
12	98	1	0	0	1	1	0	0	Х	NC	L	L
13	9A	1	0	0	1	1	0	1	Х	NC	Н	H
14	90	1	0	0	1	1	1	0	Х	NC	L	NC
15	9E	1	0	0	1	1	1	1	Х	NC	L	H
16	A0	1	0	1	0	0	0	0	Х	Н	NC	L
17	A2	1	0	1	0	0	0	1	Х	Н	Н	NC
18	A4	1	0	1	0	0	1	0	Х	Н	NC	NC
19	A6	1	0	1	0	0	1	1	Х	Н	NC	Н
20	A8	1	0	1	0	1	0	0	Х	Н	L	L
21	AA	1	0	1	0	1	0	1	Х	Н	Н	Н
22	AC	1	0	1	0	1	1	0	Х	Н	L	NC
23	AE	1	0	1	0	1	1	1	Х	Н	L	Н
24	BO	1	0	1	1	0	0	0	Х	L	Н	L
25	B2	1	0	1	1	0	0	1	Х	NC	Н	L
26	B4	1	0	1	1	0	1	0	Х	Н	н	L

Table 1B. LTC4215 Device Addressing (GN16 Package)

DESCRIPTION	DEVICE ADDRESS		DEVICE ADDRESS						LTC4215GN ADDRESS PINS			
	h	7	6	5	4	3	2	1	0	ADR2	ADR1	ADRO
Mass Write	BE	1	0	1	1	1	1	1	0	Х	Х	Х
Alert Response	19	0	0	0	1	1	0	0	1	Х	Х	Х
0	90	1	0	0	1	0	0	0	Х	NC	NC	L
1	94	1	0	0	1	0	1	0	Х	NC	NC	NC
2	96	1	0	0	1	0	1	1	Х	NC	NC	Н

Table 2. CONTROL Register A (00h)—Read/Write

BIT	NAME	OPERATION	OPERATION						
A7:6	GPIO Configure	FUNCTION	A6	A7	GPIO PIN				
		Power Good (Default)	0	0	$GPIO = \overline{C3}$				
		Power Good	0	1	GPI0 = C3				
		General Purpose Output	1	0	GPI0 = B6				
		General Purpose Input	1	1	C6 = GPIO				
						-			
45	Test Mode Enable	Enables Test Mode to Disab	le the AD	C; 1 = AD	C Disable, $0 = ADC$	C Enable (Default)			
44	Mass Write Enable	Allows Mass Write Address	ing; 1 = N	/lass Writ	e Enabled (Default	t), 0 = Mass Write Disabled			
43	FET On Control	On Control Bit Latches the S	State of th	ne ON Pin	at the End of the I	Debounce Delay; 1 = FET On, 0 = FET Off			
42	Overcurrent Auto-Retry	Overcurrent Auto-Retry Bit; LTC4215)	Overcurrent Auto-Retry Bit; 1 = Auto-Retry After Overcurrent (Default LTC4215-2), 0 = Latch Off After Overcurrent (Default LTC4215)						
\ 1	Undervoltage Auto-Retry	Undervoltage Auto-Retry; 1	Undervoltage Auto-Retry; 1 = Auto-Retry After Undervoltage (Default), 0 = Latch Off After Undervoltage						
40	Overvoltage Auto-Retry	Overvoltage Auto-Retry; 1 =	Auto-Re	try After	Overvoltage (Defai	ult), 0 = Latch Off After Overvoltage			

Table 3. ALERT Register B (01h)—Read/Write

BIT	NAME	OPERATION			
B7	Reserved	Not Used			
B6	GPIO Output	utput Data Bit to GPIO Pin when Configured as Output. Defaults to 0			
B5	FET Short Alert	Enables Alert for FET Short Condition; 1 = Enable Alert, 0 = Disable Alert (Default)			
B4	EN State Change Alert	Enables Alert when EN Changes State; 1 = Enable Alert, 0 Disable Alert (Default)			
B3	Power Bad Alert	Enables Alert when Output Power is Bad; 1 = Enable Alert, 0 Disable Alert (Default)			
B2	Overcurrent Alert	Enables Alert for Overcurrent Condition; 1 = Enable Alert, 0 Disable Alert (Default)			
B1	Undervoltage Alert	Enables Alert for Undervoltage Condition; 1 = Enable Alert, 0 Disable Alert (Default)			
B0	Overvoltage Alert	Enables Alert for Overvoltage Condition; 1 = Enable Alert, 0 Disable Alert (Default)			



Table 4. STATUS Register C (02h)—Read

BIT	NAME	OPERATION	
C7	FET On	1 = FET On, 0 = FET Off	
C6	GPIO Input	ate of the GPIO Pin; 1 = GPIO High, 0 = GPIO Low	
C5	FET Short Present	Indicates Potential FET Short if Current Sense Voltage Exceeds 1mV While FET is Off; 1 = FET is Shorted, 0 = FET is Not Shorted	
C4	EN	Indicates if the LTC4215 is enabled when EN is low; $1 = EN Pin Low$, $0 = EN Pin High$	
C3	Power Bad	Indicates Power is Bad when FB is low; 1 = FB Low, 0 = FB High	
C2	Overcurrent	Indicates Overcurrent Condition During Cool Down Cycle; 1 = Overcurrent, 0 = Not Overcurrent	
C1	Undervoltage	Indicates Input Undervoltage when UV is Low; 1 = UV Low, 0 = UV High	
C0	Overvoltage	Indicates V_{DD} or OV Input Overvoltage when OV is High; 1 = OV High, 0 = OV Low	

Table 5. FAULT Register D (03h)—Read/Write

BIT	NAME	OPERATION
D7:6	Reserved	
D5	FET Short Fault Occurred	Indicates Potential FET Short was Detected when Measured Current Sense Voltage Exceeded 1mV While FET was Off; 1 = FET is Shorted, 0 = FET is Good
D4	EN Changed State	Indicates That the LTC4215 was Enabled or Disabled when EN Changed State; 1 = EN Changed State, 0 = EN Unchanged
D3	Power Bad Fault Occurred	Indicates Power was Bad when FB when Low; 1 = FB was Low, 0 = FB was High
D2	Overcurrent Fault Occurred	Indicates Overcurrent Fault Occurred; 1 = Overcurrent Fault Occurred, 0 = Not Overcurrent Faults
D1	Undervoltage Fault Occurred	Indicates Input Undervoltage Fault Occurred when UV went Low; 1 = UV was Low, 0 = UV was High
D0	<u>Ov</u> ervoltage Fault Occurred	Indicates Input Overvoltage Fault Occurred when OV went High; 1 = OV was High, 0 = OV was Low

Table 6. SENSE Register E (04h)—Read/Write

BIT	NAME	OPERATION
E7:0	SENSE Voltage Measurement	Sense Voltage Data. 8-Bit Data with 151 μ V LSB and 38.45mV Full Scale.

Table 7. SOURCE Register F (05h)—Read/Write

BIT	NAME	OPERATION
F7:0	SOURCE Voltage Measurement	Source Voltage Data. 8-Bit Data with 60.5mV LSB and 15.44V Full Scale.


Table 8. ADIN Register G (06h)—Read/Write*

BIT	NAME	OPERATION			
G7:0	ADIN Voltage Measurement	ADIN Voltage Data. 8-Bit Data with 4.82mV LSB and 1.23V Full Scale.			
*The ADIN r	*The ADIN pip is not available in the CN16 package				

*The ADIN pin is not available in the GN16 package.




TYPICAL APPLICATIONS



12V Card Resident Application with a 16.6A Circuit Breaker



TYPICAL APPLICATIONS




5V Backplane Resident Application with Insertion Activated Turn-On and a 5A Circuit Breaker



LTC4215/LTC4215-2

PACKAGE DESCRIPTION



GN Package 16-Lead Plastic SSOP (Narrow .150 Inch) (Reference LTC DWG # 05-08-1641)

SHALL NOT EXCEED 0.006" (0.152mm) PER SIDE

**DIMENSION DOES NOT INCLUDE INTERLEAD FLASH. INTERLEAD FLASH SHALL NOT EXCEED 0.010" (0.254mm) PER SIDE



.009 (0.229)

REF

.150 - .157** (3.810 - 3.988)

.004 - .0098

(0.102 - 0.249)

GN16 (SSOP) 0204

Êθ

5


 \square \square

.0250

(0.635) BSC

6 7 8

PACKAGE DESCRIPTION




UFD Package 24-Lead Plastic QFN ($4mm \times 5mm$) (Reference LTC DWG # 05-08-1696 Rev A)

- 6. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION ON THE TOP AND BOTTOM OF PACKAGE



TYPICAL APPLICATION



-12V Card Resident Application with Optically Isolated I²C and a 16.6A Circuit Breaker

RELATED PARTS

PART NUMBER	DESCRIPTION	COMMENTS
LTC1421	Dual Channel, Hot Swap Controller	Operates from 3V to 12V, Supports –12V, SSOP-24
LTC1422	Single Channel, Hot Swap Controller	Operates from 2.7V to 12V, SO-8
LTC1642A	Single Channel, Hot Swap Controller	Operates from 3V to 16.5V, Overvoltage Protection Up to 33V, SSOP-16
LTC1645	Dual Channel, Hot Swap Controller	Operates from 3V to 12V, Power Sequencing, SO-8 or SO-14
LTC1647-1/LTC1647-2/ LTC1647-3	Dual Channel, Hot Swap Controller	Operates from 2.7V to 16.5V, SO-8 or SSOP-16
LTC4151	High Voltage Current and Voltage Monitor with ADC and I ² C	7V to 80V Single Voltage/Current Monitor with 12-Bit ADC
LTC4210	Single Channel, Hot Swap Controller	Operates from 2.7V to 16.5V, Active Current Limiting, SOT23-6
LTC4211	Single Channel, Hot Swap Controller	Operates from 2.5V to 16.5V, Multifunction Current Control, MSOP-8 or MSOP-10
LTC4212	Single Channel, Hot Swap Controller	Operates from 2.5V to 16.5V, Power-Up Timeout, MSOP-10
LTC4216	Single Channel, Hot Swap Controller	Operates from 0V to 6V, MSOP-10 or 12-Lead (4mm × 3mm) DFN
LTC4222	Dual Hot Swap Controller with ADC and I ² C	2.9V to 29V Dual Controller with 10-Bit ADC, dl/dt Controlled Soft-Start
LTC4245	Multiple Supply CompactPCI or PCI Express Hot Swap Controller with I ² C	Internal 8-Bit ADC, dl/dt Controlled Soft-Start
LTC4260	Positive High Voltage Hot Swap Controller with ADC and I ² C	8-Bit ADC Monitoring Current and Voltages, Supplies from 8.5V to 80V
LTC4261	Negative High Voltage Hot Swap Controller with ADC and I ² C	10-Bit ADC Monitoring Current and Voltages, Supplies from –12V to –100V

4215fe LT 0709 REV E • PRINTED IN USA TECHNOLOGY © LINEAR TECHNOLOGY CORPORATION 2006