## MILITARY SPECIFICATION

## MICROCIRCUITS, DIGITAL, BIPOLAR TTL, SHIFT REGISTERS, MONOLITHIC SILICON

Inactive for new design after 7 September 1995.
This specification is approved for use by all Departments and Agencies of the Department of Defense.

The requirements for acquiring the product herein shall consist of this specification sheet and MIL-PRF 38535

## 1. SCOPE

1.1 Scope. This specification covers the detail requirements for monolithic silicon, TTL, shift register microcircuits. Two product assurance classes and a choice of case outlines and lead finishes are provided for each type and are reflected in the complete part number. For this product, the requirements of MIL-M- 38510 have been superseded by MIL-PRF-38535, (see 6.4).
1.2 Part or Identifying Number (PIN). The PIN is in accordance with MIL-PRF-38535 and as specified herein.
1.2.1 Device types. The device types are as follows:

Device type
01
02
03
04
05
06

## Circuit

4 bit right shift, left shift register
5 bit shift register
8 bit parallel out serial shift register
8 bit parallel load shift register
4 bit bidirectional shift register
4 bit parallel access shift register

4 bit right shift, left shift register 5 bit shift register bit parallel out serial shift register 4 bit bidirectional shift register 4 bit parallel access shift register
1.2.2 Device class. The device class is the product assurance level as defined in MIL-PRF-38535.
1.2.3 Case outlines. The case outlines are as designated in MIL-STD-1835 and as follows:

| Outline letter | Descriptive designator | Terminals | Package style |
| :---: | :---: | :---: | :---: |
| A | GDFP5-F14 or CDFP6-F14 | 14 | Flat pack |
| B | GDFP4-14 | 14 | Flat pack |
| C | GDIP1-T14 or CDIP2-T14 | 14 | Dual-in-line |
| D | GDFP1-F14 or CDFP2-F14 | 14 | Flat pack |
| E | GDIP1-T16 or CDIP2-T16 | 16 | Dual-in-line |
| F | GDFP2-F16 or CDFP3-F16 | 16 | Flat-pack |

[^0]
### 1.3 Absolute maximum ratings.



[^1]Device type 04
Width of clock input pulseWidth of load input pulseClock enable setup time30 ns minimum
Parallel input setup time 10 ns minimum
erial input setup time 35 ns minimum
Shift setup time 45 ns minimum
0 ns maximum
Hold time at parallel input 25 ns maximum
Device type 05
Width of clock input pulse 20 ns minimum
Width of clear input pulse 20 ns minimum
Data input setup time 20 ns minimum
Clear input setup time 25 ns minimum
Hold time at any input 7 ns minimum
Mode control setup time 30 ns minimum
Device type 06
Width of clock input pulse 16 ns minimum
Width of clear input pulse 12 ns minimum
Shift load input setup time ..... 32 ns minimum
Data input setup time ..... 25 ns minimum
Clear input setup time 25 ns minimum
Shift load release time 10 ns maximum
Data hold time 0 ns minimum

### 2.0 APPLICABLE DOCUMENT

2.1 General. The documents listed in this section are specified in sections 3,4 , or 5 of this specification. This section does not include documents cited in other sections of this specification or recommended for additional information or as examples. While every effort has been made to ensure the completeness of this list, document users are cautioned that they must meet all specified requirements of documents cited in sections 3,4 , or 5 of this specification, whether or not they are listed.

### 2.2 Government documents.

2.2.1 Specifications and standards. The following specifications and standards form a part of this specification to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

## DEPARTMENT OF DEFENSE SPECIFICATIONS

MIL-PRF-38535 - Integrated Circuits (Microcircuits) Manufacturing, General Specification for.
DEPARTMENT OF DEFENSE STANDARDS
MIL-STD-883 - Test Method Standard for Microelectronics.
MIL-STD-1835 - Interface Standard Electronic Component Case Outlines
(Copies of these documents are available online at http://assist.daps.dla.mil/quicksearch/ or http://assist.daps.dla.mil or from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)
2.3 Order of precedence. In the event of a conflict between the text of this specification and the references cited herein, the text of this document takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

## 3. REQUIREMENTS

3.1 Qualification. Microcircuits furnished under this specification shall be products that are manufactured by a manufacturer authorized by the qualifying activity for listing on the applicable qualified manufacturers list before contract award (see 4.3 and 6.3).
3.2 Item requirements. The individual item requirements shall be in accordance with MIL-PRF-38535 and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein.
3.3 Design, construction, and physical dimensions. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein.
3.3.1 Terminal connections. The terminal connections shall be as specified on figure 1.
3.3.2 Truth tables and timing diagrams. The truth tables and timing diagrams shall be as specified on figure 2.
3.3.3 Logic diagrams. The logic diagrams shall be as specified on figure 3.
3.3.4 Schematic circuit. The schematic circuit shall be maintained by the manufacturer and made available to the qualifying activity and the preparing activity upon request.
3.3.5 Case outlines. Case outlines shall be as specified in 1.2.3.
3.4 Lead material and finish. Lead material and finish shall be in accordance with MIL-PRF-38535 (see 6.6).
3.5 Electrical performance characteristics. The electrical performance characteristics are as specified in table 1 and apply over the full recommended case operating temperature range, unless otherwise specified.
3.6 Electrical test requirements. The electrical test requirements for each device class shall be the subgroups specified in table II. The electrical tests for each subgroup are described in table III.
3.7 Marking. Marking shall be in accordance with MIL-PRF-38535.
3.8 Microcircuit group assignment. The devices covered by this specification shall be in microcircuit group number 5 (see MIL-PRF-38535, appendix A).

## 4. VERIFICATION

4.1 Sampling and inspection. Sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not effect the form, fit, or function as described herein.
4.2 Screening. Screening shall be in accordance with MIL-PRF-38535 and shall be conducted on all devices prior to qualification and conformance inspection. The following additional criteria shall apply:
a. The burn-in test duration, test condition, and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The burn-in test circuit shall be maintained under document control by the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015 of MIL-STD-883.
b. Interim and final electrical test parameters shall be as specified in table II, except interim electrical parameters test prior to burn-in is optional at the discretion of the manufacturer.
c. Additional screening for space level product shall be as specified in MIL-PRF-38535.

TABLE I. Electrical performance characteristics.

| Test | Symbol | Conditions $-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{C}} \leq+125^{\circ} \mathrm{C}$ <br> unless otherwise specified | Device type | Limits |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Max | Unit |
| High-level output voltage | $\mathrm{V}_{\text {OH }}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=2.0 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{OH}}=-400 \mu \mathrm{~A} \end{aligned}$ | 02, 03 | 2.4 |  | V |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=2.0 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{OH}}=-800 \mu \mathrm{~A} \end{aligned}$ | $\begin{aligned} & \hline 01,04 \\ & 05,06 \end{aligned}$ | 2.4 |  | V |
| Low-level output voltage | $\mathrm{V}_{\text {OL }}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{l}_{\mathrm{OL}}=16 \mathrm{~mA}, \\ & \mathrm{~V}_{\mathrm{IN}}=0.8 \mathrm{~V} \end{aligned}$ | $\begin{gathered} \hline 01,02,04 \\ 05,06 \end{gathered}$ |  | 0.4 | V |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=0.8 \mathrm{~V}, \\ & \mathrm{l}_{\mathrm{OL}}=8 \mathrm{~mA} \end{aligned}$ | 03 |  | 0.4 | V |
| High level input voltage | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{V}_{\mathrm{cc}}=4.5 \mathrm{~V}$ | All | 2.0 |  | V |
| Low level input voltage | VIL | $\mathrm{V}_{\mathrm{Cc}}=4.5 \mathrm{~V}$ | All |  | 0.8 | V |
| Input clamp voltage | V IC | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{I}_{\mathrm{N}}=-12 \mathrm{~mA}, \\ & \mathrm{~T}_{\mathrm{C}}=25^{\circ} \mathrm{C} \end{aligned}$ | All |  | -1.5 | V |
| High level input current at any input except mode control | $\mathrm{I}_{\mathrm{H} 1}$ | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=2.4 \mathrm{~V}$ | 01 |  | 40 | $\mu \mathrm{A}$ |
|  | $\mathrm{I}_{1+2}$ | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=5.5 \mathrm{~V}$ | 01 |  | 100 | $\mu \mathrm{A}$ |
| High level input current at mode control | $\mathrm{I}_{1+3}$ | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=2.4 \mathrm{~V}$ | 01 |  | 80 | $\mu \mathrm{A}$ |
|  | $\mathrm{I}_{1 \mathrm{H} 4}$ | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=5.5 \mathrm{~V}$ | 01 |  | 200 | $\mu \mathrm{A}$ |
| High level input current at any input except preset | $\mathrm{l}_{\mathrm{H} 1}$ | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=2.4 \mathrm{~V}$ | 02 |  | 40 | $\mu \mathrm{A}$ |
|  | $\mathrm{I}_{1+2}$ | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=5.5 \mathrm{~V}$ | 02 |  | 100 | $\mu \mathrm{A}$ |
| High level input current at preset | $1_{1+3}$ | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=2.4 \mathrm{~V}$ | 02 |  | 200 | $\mu \mathrm{A}$ |
|  | $\mathrm{I}_{1 \mathrm{H} 4}$ | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=5.5 \mathrm{~V}$ | 02 |  | 500 | $\mu \mathrm{A}$ |
| High level input current at any input except clear | $\mathrm{l}_{\mathrm{H} 1}$ | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=2.4 \mathrm{~V}$ | 03 |  | 40 | $\mu \mathrm{A}$ |
|  | $\mathrm{I}_{\mathrm{H} 2}$ | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=5.5 \mathrm{~V}$ | 03 |  | 100 | $\mu \mathrm{A}$ |
| High level input current at clear | $\mathrm{I}_{\text {H3 }}$ | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=2.4 \mathrm{~V}$ | 03 |  | 80 | $\mu \mathrm{A}$ |
|  | $\mathrm{I}_{1 \mathrm{H} 4}$ | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=5.5 \mathrm{~V}$ | 03 |  | 200 | $\mu \mathrm{A}$ |
| High level input current other than load input | $\mathrm{I}_{\mathrm{H} 1}$ | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=2.4 \mathrm{~V}$ | 04 |  | 40 | $\mu \mathrm{A}$ |
|  | $\mathrm{I}_{\mathrm{H} 2}$ | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=5.5 \mathrm{~V}$ | 04 |  | 100 | $\mu \mathrm{A}$ |
| High level input current load input | $\mathrm{I}_{\mathbf{H} 3}$ | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=2.4 \mathrm{~V}$ | 04 |  | 120 | $\mu \mathrm{A}$ |
|  | $\mathrm{I}_{1 \mathrm{H} 4}$ | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=5.5 \mathrm{~V}$ | 04 |  | 300 | $\mu \mathrm{A}$ |
| High level input current | $\mathrm{I}_{\mathrm{H} 1}$ | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=2.4 \mathrm{~V}$ | 05, 06 |  | 40 | $\mu \mathrm{A}$ |
|  | $\mathrm{I}_{\mathrm{H} 2}$ | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=5.5 \mathrm{~V}$ | 05, 06 |  | 100 | $\mu \mathrm{A}$ |
| Low level input current at any input except mode control | l\|L1 | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=0.4 \mathrm{~V}$ | 01 | -0.4 | -1.6 | mA |

See footnotes at end of table.

TABLE I. Electrical performance characteristics - Continued.

| Test | Symbol | Conditions $-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{C}} \leq+125^{\circ} \mathrm{C}$ <br> unless otherwise specified | Device type | Limits |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Low level input current at mode control | IIL2 | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=0.4 \mathrm{~V}$ | 01 | -0.8 | -3.2 | mA |
| Low level input current at any input except preset | $\mathrm{I}_{\text {IL1 }}$ | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=0.4 \mathrm{~V}$ | 02 | -0.7 | -1.6 | mA |
| Low level input current at preset | IIL2 | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=0.4 \mathrm{~V}$ | 02 | -3.0 | -8.0 | mA |
| Low level input current at any input except clear | $\mathrm{I}_{\text {L1 }}$ | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=0.4 \mathrm{~V}$ | 03 | -0.4 | -1.6 | mA |
| Low level input current at clear | IIL2 | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=0.4 \mathrm{~V}$ | 03 | -0.7 | -2.6 | mA |
| Low level input current load input | IL1 | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=0.4 \mathrm{~V}$ | 04 | -1.2 | -3.9 | mA |
| Low level input current other than clock and load input | $\mathrm{I}_{\text {LL2 }}$ | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=0.4 \mathrm{~V}$ | 04 | -0.4 | -1.3 | mA |
| Low level input current clock input | IIL3 | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=0.4 \mathrm{~V}$ | 04 | -0.4 | -1.6 | mA |
| Low level input current other than S0, S1 and clock input | $\mathrm{I}_{\text {L1 }}$ | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=0.4 \mathrm{~V}$ | 05 | -0.4 | -1.3 | mA |
| Low level input current S0 and S1 input | IIL2 | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=0.4 \mathrm{~V}$ | 05 | -0.4 | -1.6 | mA |
| Low level input current clock input | IIL3 | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=0.4 \mathrm{~V}$ | 05 | -0.7 | -1.6 | mA |
| Low level input current at clear input | $\mathrm{I}_{\text {L1 }}$ | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=0.4 \mathrm{~V}$ | 06 | -0.4 | -1.3 | mA |
| Low level input current other than clear and clock inputs | IIL2 | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=0.4 \mathrm{~V}$ | 06 | -0.4 | -1.6 | mA |
| Low level input current at clock input | ILL3 | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=0.4 \mathrm{~V}$ | 06 | -0.7 | -1.6 | mA |
| Short-circuit output current | los | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V} \quad 1 /$ | 01 | -18 | -57 | mA |
|  |  |  | 02, 05, 06 | -20 | -57 |  |
|  |  |  | 03 | -10 | -27.5 |  |
|  |  |  | 04 | -20 | -55 |  |

See footnotes at end of table.

TABLE I. Electrical performance characteristics - Continued.

| Test | Symbol | Conditions $-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{C}} \leq+125^{\circ} \mathrm{C}$ <br> unless otherwise specified | Device type | Limits |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply current | Icc | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V} \quad \underline{2}$ | 01 |  | 72 | mA |
|  |  |  | 02 |  | 68 |  |
|  |  |  | 04, 05, 06 |  | 63 |  |
| Supply current | $\mathrm{I}_{\mathrm{CC} 1}$ | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}(\text { CLOCK })}=0.4 \mathrm{~V}$ <br> $\underline{2}$ | 03 |  | 44 | mA |
|  | ICC2 | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}(\mathrm{CLOCK})}=2.4 \mathrm{~V}$ $\underline{\underline{2}}$ | 03 |  | 54 | mA |
| Maximum shift frequency | $\mathrm{f}_{\text {MAX }}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \pm 10 \% \\ & \mathrm{R}_{\mathrm{L}}=400 \Omega \pm 5 \% \end{aligned}$ <br> (See figure 4) | 01 | 16 |  | MHz |
| Propagation delay time, low to high level from clock 1 or clock 2 to outputs | $\mathrm{t}_{\text {PLH }}$ |  |  | 10 | 42 | ns |
| Propagation delay time, high to low level from clock 1 or clock 2 to outputs | $\mathrm{t}_{\text {PHL }}$ |  |  | 10 | 49 | ns |
| Maximum clock frequency | $\mathrm{f}_{\text {MAX }}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \pm 10 \% \\ & \mathrm{R}_{\mathrm{L}}=400 \Omega \pm 5 \% \end{aligned}$ <br> (See figure 5) | 02 | 7 |  | MHz |
| Propagation delay time, low to high level from clock to output | $\mathrm{t}_{\text {PLH1 }}$ |  |  | 8 | 56 | ns |
| Propagation delay time, high to low level from clock to output | $\mathrm{t}_{\text {PLL }}$ |  |  | 8 | 56 | ns |
| Propagation delay time, low to high level from preset to output | $\mathrm{t}_{\text {PLH2 }}$ |  |  | 8 | 59 | ns |
| Propagation delay time, high to low level from clear to output | $\mathrm{t}_{\text {PHL3 }}$ |  |  | 8 | 77 | ns |
| Maximum clock frequency | $\mathrm{f}_{\text {MAX }}$ | $\begin{aligned} & V_{C C}=5.0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \pm 10 \% \\ & \mathrm{R}_{\mathrm{L}}=800 \Omega \pm 5 \% \end{aligned}$ <br> (See figure 6) | 03 | 18 |  | MHz |
| Propagation delay time, high to low level, clear input to Q outputs | $\mathrm{t}_{\text {PLL }}$ |  |  | 12 | 63 | ns |
| Propagation delay time, high to low level, clock input to $Q$ outputs | $\mathrm{t}_{\text {PHL2 }}$ |  |  | 10 | 52 | ns |
| Propagation delay time, low to high level, clock input to Q outputs | tPLH2 |  |  | 10 | 42 | ns |

See footnotes at end of table.

TABLE I. Electrical performance characteristics - Continued.

| Test | Symbol | Conditions $-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{C}} \leq+125^{\circ} \mathrm{C}$ <br> unless otherwise specified | Device type | Limits |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Maximum clock frequency | $\mathrm{f}_{\text {MAX }}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \pm 10 \% \\ & \mathrm{R}_{\mathrm{L}}=400 \Omega \pm 5 \% \end{aligned}$ <br> (See figure 7) | 04 | 14 |  | MHz |
| Propagation delay time, low to high level, load input to any output | $\mathrm{t}_{\text {PLH1 }}$ |  |  | 10 | 40 | ns |
| Propagation delay time, high to low level, load input to any output | $\mathrm{t}_{\text {PLL }}$ |  |  | 11 | 60 | ns |
| Propagation delay time, low to high level, clock input to any output | tpLH2 |  |  | 6 | 37 | ns |
| Propagation delay time, high to low level, clock input to any output | $\mathrm{t}_{\text {PHL2 }}$ |  |  | 10 | 47 | ns |
| Propagation delay time, low to high level, H input to $Q_{H}$ output | $\mathrm{t}_{\text {PLH3 }}$ |  |  | 5 | 27 | ns |
| Propagation delay time, high to low level, H input to $Q_{H}$ output | $\mathrm{t}_{\text {PHL3 }}$ |  |  | 11 | 54 | ns |
| Propagation delay time, low to high level, H input to $\bar{Q} H$ output | tpLH4 |  |  | 10 | 41 | ns |
| Propagation delay time, high to low level, H input to $\bar{Q} H$ output | tpHL4 |  |  | 10 | 41 | ns |
| Maximum clock frequency | $\mathrm{f}_{\text {MAX }}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \pm 10 \% \\ & \mathrm{R}_{\mathrm{L}}=400 \Omega \pm 5 \% \end{aligned}$ <br> (See figure 8) | 05 | 18 |  | MHz |
| Propagation delay time, high to low level, output from clear | $\mathrm{t}_{\text {PHL1 }}$ |  |  | 7 | 48 | ns |
| Propagation delay time, low to high level output from clock | tPLH2 |  |  | 7 | 36 | ns |
| Propagation delay time, high to low level output from clock | $\mathrm{t}_{\text {PHL2 }}$ |  |  | 7 | 44 | ns |

See footnotes at end of table.

TABLE I. Electrical performance characteristics - Continued.

| Test | Symbol | Conditions $-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{C}} \leq+125^{\circ} \mathrm{C}$ <br> unless otherwise specified | Device type | Limits |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Maximum clock frequency | $\mathrm{f}_{\text {MAX }}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \pm 10 \% \\ & \mathrm{R}_{\mathrm{L}}=400 \Omega \pm 5 \% \end{aligned}$ <br> (See figure 9) | 06 | 24 |  | MHz |
| Propagation delay time, high to low level output from clear | $\mathrm{t}_{\text {PHL1 }}$ |  |  | 7 | 34 | ns |
| Propagation delay time, high to low level output from clock | tpLH2 |  |  | 7 | 28 | ns |
| Propagation delay time, low to high level output from clock | $\mathrm{t}_{\text {PHL2 }}$ |  |  | 7 | 34 | ns |

1/ Not more than one output should be shorted at a time.
2/ Device type:
01 - With the outputs open, mode control at 4.5 V , clock pulse applied to both clock inputs, I Icc is measured immediately after the application of the clock pulse.
02 - With the outputs open, presets at 4.5 V , $\mathrm{I}_{\mathrm{Cc}}$ is measured with the clock at ground and again with the clock at 4.5 V .
$03-\mathrm{I}_{\mathrm{CC}}$ is measured with outputs open, serial inputs grounded, and a momentary ground, then 4.5 V applied to clear.
04 - With the outputs open, serial at ground, clock, clock inhibit, and parallel inputs at $4.5 \mathrm{~V}, \mathrm{I}_{\mathrm{cc}}$ is measured by applying momentary ground, then 4.5 V to shift load prior to measurement.
05 - With all outputs open, inputs A thru D grounded, 5.5. V applied to S0, S1, clear, and the serial inputs, Icc is tested by applying clock pulse.
06 - With the outputs open, clear at 5.5 V , shift load, $\mathrm{J}, \overline{\mathrm{K}}$, and data inputs grounded, $\mathrm{I}_{\mathrm{Cc}}$ is measured by applying clock pulse.

TABLE II. Electrical test requirements.

| MIL-PRF-38535 <br> Test requirement | Subgroups (see table III) |  |
| :--- | :---: | :---: |
|  | Class S <br> Devices | Class B <br> Devices |
| Interim electrical parameters | 1 | 1 |
| Final electrical test parameters | $1^{*}, 2,3,7$, <br> $9,10,11$ | $1^{*}, 2,3$, <br> 7,9 |
| Group A test requirements | $1,2,3,7,8$, <br> $9,10,11$ | $1,2,3,7,8$ <br> $9,10,11$ |
| Group B electrical test parameters <br> when using the method 5005 QCI option | $1,2,3,7,8$, <br> $9,10,11$ | $1,2,3$ <br> 7,9 |
| Group C end point electrical parameters | $1,2,3,7,8$, <br> $9,10,11$ | $1,2,3$ |
| Group D end point electrical parameters | $1,2,3$ | $1,2,3$ |

*PDA applies to subgroup 1 (see 4.3c.).
4.3 Qualification inspection. Qualification inspection shall be in accordance with MIL-PRF-38535.
4.4 Technology Conformance Inspection (TCI). Technology conformance inspection shall be in accordance with MIL-PRF-38535 and herein for groups A, B, C, and D inspections (see 4.4.1 through 4.4.4).
4.4.1 Group A inspection. Group A inspection shall be in accordance with table III of MIL-PRF-38535 and as follows:
a. Tests shall be as specified in table II herein.
b. Subgroups 4,5 and 6 shall be omitted.
4.4.2 Group B inspection. Group B inspection shall be in accordance with table II of MIL-PRF-38535.
4.4.3 Group C inspection. Group C inspection shall be in accordance with table IV of MIL-PRF-38535 and as follows:
a. End point electrical parameters shall be as specified in table II herein.
b. The steady-state life test duration, test condition, and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The burn-in test circuit shall be maintained under document control by the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005 of MIL-STD-883.
4.4.4 Group $D$ inspection. Group $D$ inspection shall be in accordance with table $V$ of MIL-PRF-38535. End-point electrical parameters shall be as specified in table II herein.
4.5 Methods inspection. Methods of inspection shall be as specified in the appropriate tables and as follows:
4.5.1 Voltage and current. All voltages given are referenced to the microcircuit ground terminal. Currents given are conventional current and positive when flowing into the referenced terminal.


Figure 1. Terminal connections.


Figure 1. Terminal connections - Continued.

Device type 01

| INPUTS |  |  |  |  |  |  |  | OUTPUTS |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MODE CONTROL | CLOCKS |  | SERIAL | PARALLEL |  |  |  | $\mathrm{Q}_{\mathrm{A}}$ | QB | Qc | $Q_{D}$ |
|  | 2 (L) | 1(R) |  | A | B | C | D |  |  |  |  |
| H | H | X | X | X | X | X | X | $\mathrm{Q}_{\text {A0 }}$ | $\mathrm{Q}_{\text {в0 }}$ | Qco | $Q_{D 0}$ |
| H | $\downarrow$ | X | X | a | b | c | d | a | b | c | d |
| H | $\downarrow$ | X | X | $Q_{B}{ }^{+}$ | $\mathrm{Q}_{\mathrm{C}}{ }^{\dagger}$ | $Q_{D}{ }^{\dagger}$ | d | $\mathrm{Q}_{\mathrm{Bn}}$ | $Q_{\text {cn }}$ | $Q_{\text {Dn }}$ | d |
| L | L | H | X | X | X | X | X | $\mathrm{Q}_{\mathrm{AO}}$ | $\mathrm{Q}_{\text {B0 }}$ | Qco | Q $0_{0}$ |
| L | X | $\downarrow$ | H | X | X | X | X | H | $Q_{\text {An }}$ | $\mathrm{Q}_{\mathrm{Bn}}$ | $\mathrm{Q}_{\mathrm{Cn}}$ |
| L | X | $\downarrow$ | L | X | X | X | X | L | $Q_{A n}$ | $\mathrm{Q}_{\mathrm{Bn}}$ | $Q_{\text {cn }}$ |
| $\uparrow$ | L | L | X | X | X | X | X | $Q_{A 0}$ | $Q_{B 0}$ | $Q_{\text {co }}$ | $Q_{\text {D0 }}$ |
| $\downarrow$ | L | L | X | X | X | X | X | $\mathrm{Q}_{\mathrm{AO}}$ | $\mathrm{Q}_{\mathrm{B} 0}$ | $Q_{c 0}$ | $Q_{D 0}$ |
| $\downarrow$ | L | H | X | X | X | X | X | $Q_{\text {A0 }}$ | $Q_{B 0}$ | $\mathrm{Q}_{\mathrm{c} 0}$ | $Q_{D 0}$ |
| $\uparrow$ | H | L | X | X | X | X | X | $Q_{\text {A0 }}$ | $Q_{B 0}$ | $\mathrm{Q}_{\text {co }}$ | $Q_{\text {D }}$ |
| $\uparrow$ | H | H | X | X | X | X | X | $\mathrm{Q}_{\mathrm{AO}}$ | $\mathrm{Q}_{\mathrm{B} 0}$ | Q ${ }_{0}$ | $Q_{D 0}$ |

$\dagger=$ Shifting left requires external connection of $Q_{B}$ to $A, Q_{C}$ to $B$, and $Q_{D}$ to $C$. Serial data is entered at input $D$.
$\mathrm{H}=$ high level (steady state), L = low level (steady state), $\mathrm{X}=$ irrelevant (any input including transitions)
$\downarrow=$ transition from high to low level, $\uparrow=$ transition from low to high level
$a, b, c, d=$ the level of steady state input at inputs $A, B, C$, or $D$, respectively.
$Q_{A 0}, Q_{B 0}, Q_{C 0}, Q_{D 0}=$ the level of $Q_{A}, Q_{B}, Q_{C}$ or $Q_{D}$ respectively, before the indicated steady state input conditions were established.
$Q_{A n}, Q_{B n}, Q_{C n}, Q_{D n}=$ the level of $Q_{A}, Q_{B}, Q_{C}$ or $Q_{D}$ respectively, before the most recent $\downarrow$ transition of the clock.

Device type 02

| INPUTS |  |  |  |  |  |  |  |  | OUTPUTS |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CLEAR | PRESET <br> ENABLE | PRESET |  |  |  |  | CLOCK | SERIAL | $Q_{A}$ | $Q_{B}$ | QC | $Q_{D}$ | $Q_{E}$ |
|  |  | A | B | C | D | E |  |  |  |  |  |  |  |
| L | L | X | X | X | X | X | X | X | L | L | L | L | L |
| L | X | L | L | L | L | L | X | X | L | L | L | L | L |
| H | H | H | H | H | H | H | X | X | H | H | H | H | H |
| H | H | L | L | L | L | L | L | X | $Q_{\text {AO }}$ | $\mathrm{Q}_{\mathrm{B0}}$ | $Q_{C 0}$ | $Q_{\text {D0 }}$ | $Q_{\text {E0 }}$ |
| H | H | H | L | H | L | H | L | X | H | $Q_{B 0}$ | H | $Q_{\text {Do }}$ | H |
| H | L | X | X | X | X | X | L | X | $Q_{\text {AO }}$ | $Q_{B 0}$ | $Q_{C 0}$ | $Q_{\text {D0 }}$ | $Q_{\text {E0 }}$ |
| H | L | X | X | X | X | X | $\uparrow$ | H | H | $Q_{\text {An }}$ | $Q_{B n}$ | $Q_{C n}$ | $Q_{\text {Dn }}$ |
| H | L | X | X | X | X | X | $\uparrow$ | L | L | $Q_{\text {An }}$ | $Q_{B n}$ | $Q_{C n}$ | $Q_{\text {Dn }}$ |

$\mathrm{H}=$ high level (steady state), L = low level (steady state),
$X=$ irrelevant (any input including transitions), $\uparrow=$ transition from low to high level
$Q_{A 0}, Q_{B 0}$, etc. = the level of $Q_{A}, Q_{B}$, etc. respectively, before the indicated steady state input conditions were established.
$Q_{A n}, Q_{B n}$, etc. $=$ the level of $Q_{A}, Q_{B}$, etc. respectively, before the most recent $\uparrow$ transition of the clock.

Figure 2. Truth tables and timing diagrams.

Device type 03

| INPUTS |  |  |  |  | OUTPUTS |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CLEAR | CLOCK | A | B | $\mathrm{Q}_{\mathrm{A}}$ | $\mathrm{Q}_{\mathrm{B}} \ldots$ | . $\mathrm{Q}_{\mathrm{H}}$ |  |
| L | X | X | X | L | L | L |  |
| H | L | X | X | $\mathrm{Q}_{\mathrm{A} 0}$ | $\mathrm{Q}_{\mathrm{B} 0}$ | $\mathrm{Q}_{\mathrm{H} 0}$ |  |
| H | $\uparrow$ | H | H | H | $\mathrm{Q}_{\mathrm{An}}$ | $\mathrm{Q}_{\mathrm{Gn}}$ |  |
| H | $\uparrow$ | L | X | L | $\mathrm{Q}_{\mathrm{An}}$ | $\mathrm{Q}_{\mathrm{G}}$ |  |
| H | $\uparrow$ | X | L | L | $\mathrm{Q}_{\mathrm{An}}$ | $\mathrm{Q}_{\mathrm{Gn}}$ |  |

$\mathrm{H}=$ high level (steady state), $\mathrm{L}=$ low level (steady state),
X = irrelevant (any input including transitions),
$\uparrow=$ transition from low to high level
$Q_{A 0}, Q_{B 0}, Q_{H 0}=$ the level of $Q_{A}, Q_{B}$, or $Q_{H}$, respectively, before the indicated steady state input conditions were established.
$Q_{A n}, Q_{G n}=$ the level of $Q_{A}$ or $Q_{G}$ before the most recent $\uparrow$ transition of the clock; indicates a one bit shift.

Device type 04

| INPUTS |  |  |  |  | INTERNAL OUTPUTS |  | $\begin{gathered} \text { OUTPUT } \\ Q_{H} \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SHIFT/ <br> LOAD | CLOCK <br> INHIBIT | CLOCK | SERIAL | PARALLEL |  |  |  |
|  |  |  |  | A.... H | $\mathrm{Q}_{\mathrm{A}}$ | $Q_{B}$ |  |
| L | X | X | X | a.... h | a | b | h |
| H | L | L | X | $x$ | $\mathrm{Q}_{\text {AO }}$ | $\mathrm{Q}_{\mathrm{B} 0}$ | $\mathrm{Q}_{\mathrm{H} 0}$ |
| H | L | $\uparrow$ | H | X | H | $Q_{\text {An }}$ | $Q_{G n}$ |
| H | L | $\uparrow$ | L | X | L | $Q_{\text {An }}$ | $Q_{G n}$ |
| H | H | $\uparrow$ | X | X | $Q_{\text {A0 }}$ | $\mathrm{Q}_{\mathrm{B} 0}$ | $\mathrm{Q}_{\mathrm{H} 0}$ |

$\mathrm{H}=$ high level (steady state), L = low level (steady state),
$X=$ irrelevant (any input including transitions),
$\uparrow=$ transition from low to high level
a $\ldots \mathrm{h}=$ the level of steady state input at inputs $A$ thru $H$, respectively.
$Q_{A 0}, Q_{B 0}, Q_{H 0}=$ the level of $Q_{A}, Q_{B}$, or $Q_{H}$, respectively, before the indicated steady state input conditions were established.
$Q_{A n}, Q_{G n}=$ the level of $Q_{A}$ or $Q_{G}$ before the most recent $\uparrow$ transition of the clock.

Figure 2. Truth tables and timing diagrams - Continued.

Device type 05

| INPUTS |  |  |  |  |  |  |  |  |  | OUTPUTS |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CLEAR | MODE |  | CLOCK | SERIAL |  | PARALLEL |  |  |  | $Q_{A}$ | $\mathrm{Q}_{\mathrm{B}}$ | Qc | $Q_{D}$ |
|  | S1 | S0 |  | LEFT | RIGHT | A | B | C | D |  |  |  |  |
| L | X | X | X | X | X | X | X | X | X | L | L | L | L |
| H | X | X | L | X | X | X | X | X | X | $\mathrm{Q}_{\mathrm{A} 0}$ | $Q_{B 0}$ | $Q_{C 0}$ | $Q_{\text {D0 }}$ |
| H | H | H | $\uparrow$ | X | X | a | b | c | d | a | b | c | d |
| H | L | H | $\uparrow$ | X | H | X | X | X | X | H | $Q_{\text {An }}$ | $\mathrm{Q}_{\mathrm{Bn}}$ | $Q_{C n}$ |
| H | L | H | $\uparrow$ | X | L | X | X | X | X | L | $Q_{A n}$ | $Q_{B n}$ | $Q_{C n}$ |
| H | H | L | $\uparrow$ | H | X | X | X | X | X | $\mathrm{Q}_{\mathrm{Bn}}$ | $Q_{C n}$ | $Q_{\text {Dn }}$ | H |
| H | H | L | $\uparrow$ | L | X | X | X | X | X | $\mathrm{Q}_{\mathrm{Bn}}$ | $Q_{C n}$ | $Q_{D n}$ | L |
| H | L | L | X | X | X | X | X | X | X | $Q_{A 0}$ | $\mathrm{Q}_{\mathrm{B} 0}$ | $Q_{C 0}$ | $Q_{\text {D0 }}$ |

$\mathrm{H}=$ high level (steady state), $\mathrm{L}=$ low level (steady state), $\mathrm{X}=$ irrelevant (any input including transitions)
$\uparrow=$ transition from low to high level.
$a, b, c, d=$ the level of steady state input at inputs $A, B, C$, or $D$, respectively.
$Q_{A 0}, Q_{B 0}, Q_{C 0}, Q_{D 0}=$ the level of $Q_{A}, Q_{B}, Q_{C}$ or $Q_{D}$ respectively, before the indicated steady state input conditions were established.
$Q_{A n}, Q_{B n}, Q_{C n}, Q_{D n}=$ the level of $Q_{A}, Q_{B}, Q_{C}$ or $Q_{D}$ respectively, before the most recent $\uparrow$ transition of the clock.

Device type 06

| INPUTS |  |  |  |  |  |  |  |  | OUTPUTS |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CLEAR | SHIFT/ LOAD | CLOCK | SERIAL |  | PARALLEL |  |  |  | $Q_{A}$ | $\mathrm{Q}_{\mathrm{B}}$ | QC | $Q_{D}$ | $\bar{Q} D$ |
|  |  |  | $J$ | $\overline{\mathrm{K}}$ | A | B | C | D |  |  |  |  |  |
| L | X | X | X | X | X | X | X | X | L | L | L | L | H |
| H | L | $\uparrow$ | X | X | a | b | c | d | a | b | c | d | $\bar{d}$ |
| H | H | L | X | X | X | X | X | X | $Q_{A 0}$ | $Q_{B O}$ | $Q_{C 0}$ | $Q_{\text {D0 }}$ | Qdo |
| H | H | $\uparrow$ | L | H | X | X | X | X | $Q_{A 0}$ | $\mathrm{Q}_{\text {A0 }}$ | $\mathrm{Q}_{\mathrm{Bn}}$ | $Q_{C n}$ | $\overline{\mathrm{Q}} \mathrm{Cn}$ |
| H | H | $\uparrow$ | L | L | X | X | X | X | L | $Q_{\text {An }}$ | $Q_{B n}$ | $Q_{C n}$ | Qcn |
| H | H | $\uparrow$ | H | H | X | X | X | X | H | $Q_{\text {An }}$ | $Q_{B n}$ | $Q_{C n}$ | $\bar{Q} \mathrm{Cn}$ |
| H | H | $\uparrow$ | H | L | X | X | X | X | $\bar{Q}_{\text {An }}$ | $Q_{\text {An }}$ | $\mathrm{Q}_{\mathrm{Bn}}$ | $Q_{C n}$ | $\bar{Q} \mathrm{Cn}$ |

$\mathrm{H}=$ high level (steady state), $\mathrm{L}=$ low level (steady state), $\mathrm{X}=$ irrelevant (any input including transitions)
$\uparrow=$ transition from low to high level.
$a, b, c, d=$ the level of steady state input at inputs $A, B, C$, or $D$, respectively.
$Q_{A 0}, Q_{B 0}, Q_{C 0}, Q_{D 0}=$ the level of $Q_{A}, Q_{B}, Q_{C}$ or $Q_{D}$ respectively, before the indicated steady state input conditions were established.
$Q_{A n}, Q_{B n}, Q_{C n}, Q_{D n}=$ the level of $Q_{A}, Q_{B}, Q_{C}$ or $Q_{D}$ respectively, before the most recent $\uparrow$ transition of the clock.

Figure 2. Truth tables and timing diagrams - Continued.

## Device type 01

Positive logic: Mode control $=L$ for right shift.
Mode control = H for left shift or parallel load.
Transfer of information to the output pins occurs when the clock input goes from a logical H to a logical L.

## Device type 02

Positive logic: Low input of clear sets all outputs to logical L.
Clear input is independent of clock.
Preset is independent of the clock or clear inputs
The flip-flops may be independently set to the logical $H$ state by applying a logical $H$ to both the preset input of the specific flip-flop and the common preset input.

Transfer of information to the output pins occurs when the clock input goes from a logical $L$ to a logical $H$.
The clear input shall be a logical H and the preset input shall be at a logical L when clocking occurs.
The proper information shall appear at the R-S inputs of each flip-flop prior to the rising edge of the clock input voltage waveform.


Figure 2. Truth tables and timing diagrams - Continued.


DEVICE TYPE 02
TYPICAL INPUT/OUTPUT VOLTAGE WAVEFORMS
NOTE: INPUTS NOT SHOWN ARE HELD AT LOGIC LEVEL "L".

Device type 03
SERIAL INPUTS A and B

| INPUTS at $t_{n}$ |  | OUTPUT at $t_{n}+1$ |
| :---: | :---: | :---: |
| A | $B$ | $\mathrm{Q}_{\mathrm{A}}$ |
| H | H | H |
| L | H | L |
| H | L | L |
| L | L | L |

Positive logic: $\quad t_{n}=$ bit time before clock pulse.
$t_{n}+1=$ bit time after clock pulse.
Data at the serial inputs may be changed while the clock is high, but only information meeting the setup requirements will be entered. Clocking occurs on the low to high level transition of the clock input.
The clear input is asynchronous. Low level at clear input sets all outputs to logical low.


Figure 2. Truth tables and timing diagrams - Continued.

## Device type 04

Positive logic: Transfer of information to the output occurs when the clock input goes from a logical Lto a logical H .
Clocking is accomplished through a 2 input positive NOR gate, permitting one input to be used as a clock inhibit function. Holding either of the clock inputs high inhibits clocking, and holding either clock input low with the load input high enables the other clock input. The clock inhibit should be changed to the high level only while the clock input is high. Parallel loading is inhibited as long as the load input is high. When taken low, data at the parallel inputs are loaded directly into the register independently of the state of the clock.


Figure 2. Truth tables and timing diagrams - Continued.

## Device type 05

Positive logic: The register has four distinct modes of operation, namely:

|  | MODE CONTROL |  |
| :--- | :---: | :---: |
|  | S 1 | S 0 |
| Parallel (Broadside) Load | H | H |
| Shift Right (in the direction $\mathrm{Q}_{\mathrm{A}}$ toward $\mathrm{Q}_{\mathrm{D}}$ ) | L | H |
| Shift Left (in the direction $\mathrm{Q}_{\mathrm{D}}$ toward $\mathrm{Q}_{\mathrm{A}}$ ) | H | L |
| Inhibit Clock (do nothing) | L | L |

In the parallel load mode, data is loaded into the associated flip-flop and appears at the output after the positive transition of the clock input. During loading, serial data flow is inhibited. Shift right is accomplished synchronously with the rising edge of the clock pulse when S 0 is high and S 1 is low. Serial data for this mode is entered at the shift right data input. When S0 is low S1 is high, data shifts left synchronously a new data is entered at the shift left serial input. Clocking of the flip-flops is inhibited when both mode control inputs are low. The mode controls should be changed only while the clock input is high.

TYPICAL CLEAR,LOAD,RIGHT-SHIFT,LEFT-SHIFT,INHIBIT AND CLEAR SEQUENCES


Figure 2. Truth tables and timing diagrams - Continued.

## Device type 06

Positive logic: The registers have two modes of operation:

> Parallel (broadside) load

Shift (in direction $Q_{A}$ toward $Q_{D}$ )
Parallel loading is accomplished by applying the four bits of data and taking the shift/load control input low. The data is loaded into the associated flip-flop and appears at the outputs after the positive transition of the clock input. During loading, serial data flow is inhibited.
Shifting is accomplished synchronously when the shift/load control input is high. Serial data for this mode is entered at the $\mathrm{J}-\overline{\mathrm{K}}$ inputs. These inputs permit the first stage to perform as a $\mathrm{J}-\overline{\mathrm{K}}$, D-, or T-type flip-flop as shown in the truth table.

TRUTH TABLE

| Inputs at $\mathrm{t}_{\mathrm{n}}$ |  |  |  |  |  |  |  | Outputs at $\mathrm{t}_{\mathrm{n}}+1$ |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| J | $\overline{\mathrm{~K}}$ | $\mathrm{Q}_{\mathrm{A}}$ | $\mathrm{Q}_{\mathrm{B}}$ | $\mathrm{Q}_{\mathrm{C}}$ | $\mathrm{Q}_{\mathrm{D}}$ | $\overline{\mathrm{Q}}_{\mathrm{D}}$ |  |  |  |  |  |  |  |
| L | H | $\mathrm{Q}_{\mathrm{An}}$ | $\mathrm{Q}_{\mathrm{An}}$ | $\mathrm{Q}_{\mathrm{Bn}}$ | $\mathrm{Q}_{\mathrm{Cn}}$ | $\overline{\mathrm{Q}}_{\mathrm{Cn}}$ |  |  |  |  |  |  |  |
| L | L | L | $\mathrm{Q}_{\mathrm{An}}$ | $\mathrm{Q}_{\mathrm{Bn}}$ | $\mathrm{Q}_{\mathrm{Cn}}$ | $\overline{\mathrm{Q}}_{\mathrm{C}}$ |  |  |  |  |  |  |  |
| H | H | H | $\mathrm{Q}_{\mathrm{An}}$ | $\mathrm{Q}_{\mathrm{Bn}}$ | $\mathrm{Q}_{\mathrm{Cn}}$ | $\overline{\mathrm{Q}}_{\mathrm{Cn}}$ |  |  |  |  |  |  |  |
| H | L | $\overline{\mathrm{Q}}_{\mathrm{An}}$ | $\mathrm{Q}_{\mathrm{An}}$ | $\mathrm{Q}_{\mathrm{Bn}}$ | $\mathrm{Q}_{\mathrm{Cn}}$ | $\overline{\mathrm{Q}}_{\mathrm{Cn}}$ |  |  |  |  |  |  |  |

$\mathrm{H}=$ high level, $\mathrm{L}=$ low level
NOTES:

1. $t_{n}=$ bit time before clock pulse
2. $t_{n}+1=$ bit time after clock pulse
3. $Q_{A n}=$ state of $Q_{A n}$ at $t_{n}$.

TYPICAL CLEAR, SHIFT AND LOAD SEQUENCES


Figure 2. Truth tables and timing diagrams - Continued.


FIGURE 3. Logic diagrams.

## Device type 02



FIGURE 3. Logic diagrams - Continued.

## Device type 03



FIGURE 3. Logic diagrams - Continued.

Device type 05


FIGURE 3. Logic diagrams - Continued.

## Device type 06



FIGURE 3. Logic diagrams - Continued.


NOTES:

1. Unless otherwise specified in the notes with the individual waveforms, all pulse generators shall have the following characteristics: $\mathrm{t}_{\mathrm{TLH}} \leq 10 \mathrm{~ns}, \mathrm{t}_{\mathrm{THL}} \leq 10 \mathrm{~ns}, \mathrm{~V}_{\mathrm{IH}}=3.0 \mathrm{~V}$ minimum, $\mathrm{V}_{\mathrm{IL}}=0 \mathrm{~V}, \mathrm{Z}_{\mathrm{OUT}}=50 \Omega$.
2. $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ minimum including jig and probe capacitance.
3. All diodes are 1 N 3064 or equivalent.
4. $R_{L}=400 \Omega \pm 5 \%$.

FIGURE 4. Switching test circuits and waveforms for device type 01.


NOTES:

1. Mode control input characteristics: For fmax, $\mathrm{PRR}=22 \mathrm{MHz}$ at $\mathrm{T}_{\mathrm{C}}=25^{\circ} \mathrm{C}$ and $\mathrm{PRR}=16 \mathrm{MHz}$ at $-55^{\circ} \mathrm{C} \leq$ $\mathrm{T}_{\mathrm{C}} \leq 125^{\circ} \mathrm{C}$. For $\mathrm{t}_{\mathrm{PLH}}, \mathrm{PRR}=1 \mathrm{MHz}, \mathrm{t}_{\mathrm{P}}=35 \mathrm{~ns}, \mathrm{t}_{\mathrm{TLH}}=\mathrm{t}_{\mathrm{THL}} \leq 10 \mathrm{~ns}$.
2. A, B, C , or D input characteristics: For $f_{M A X}, P R R=11 \mathrm{MHz}$ at $T_{C}=25^{\circ} \mathrm{C}$ and $P R R=8 \mathrm{MHz}$ at $-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{C}}$ $\leq 125^{\circ} \mathrm{C}$. For $\mathrm{t}_{\text {PLH }}, \operatorname{PRR}=500 \mathrm{kHz}, \mathrm{t}_{\mathrm{P}}=\mathrm{t}_{\text {SETUP }}+\mathrm{t}_{\text {HOLD }} . \mathrm{t}_{\text {SETUP }}=20 \mathrm{~ns}, \mathrm{t}_{\text {HOLD }}=5 \mathrm{~ns}, \mathrm{t}_{\text {TLH }}=\mathrm{t}_{\text {THL }} \leq 10 \mathrm{~ns}$.
3. Clock 1 input characteristics: When testing $f_{\text {MAX }}, P R R=11 \mathrm{MHz}$ at $25^{\circ} \mathrm{C}$ and $\mathrm{PRR}=8 \mathrm{MHz}$ at $-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{C}}$ $\leq 125^{\circ} \mathrm{C}$. For $\mathrm{t}_{\mathrm{PL}}, \mathrm{PRR}=500 \mathrm{kHz}, \mathrm{t}_{\mathrm{P}}=20 \mathrm{~ns}$ minimum, $\mathrm{t}_{\mathrm{TLH}}=\mathrm{t}_{\mathrm{THL}} \leq 10 \mathrm{~ns}$.
4. Clock 2 input characteristics: When testing $f_{\text {MAX }}, P R R=22 \mathrm{MHz}$ at $25^{\circ} \mathrm{C}$ and $P R R=16 \mathrm{MHz}$ at $-55^{\circ} \mathrm{C} \leq$ $\mathrm{T}_{\mathrm{C}} \leq 125^{\circ} \mathrm{C}$. For $\mathrm{t}_{\mathrm{PL}}, \mathrm{PRR}=1 \mathrm{MHz}, \mathrm{t}_{\mathrm{P}}=20 \mathrm{~ns}$ minimum, $\mathrm{t}_{\mathrm{TLH}}=\mathrm{t}_{\mathrm{T} H \mathrm{~L}} \leq 10 \mathrm{~ns}$.
5. Serial input = GND.
6. Except for input under test, all other data inputs are open.

FIGURE 4. Switching test circuits and waveforms for device type 01 - Continued.


NOTES:

1. Mode control input characteristics: $\mathrm{PRR}=1 \mathrm{MHz}, \mathrm{t}_{\mathrm{P}}=35 \mathrm{~ns}, \mathrm{t}_{\mathrm{TLH}}=\mathrm{t}_{\mathrm{THL}} \leq 10 \mathrm{~ns}$.
2. Serial input characteristics: $\mathrm{PRR}=500 \mathrm{kHz}, \mathrm{t}_{\mathrm{P}}=\mathrm{t}_{\mathrm{SETUP}}+\mathrm{t}_{\text {HOLD }} . \mathrm{t}_{\text {SETUP }}=20 \mathrm{~ns}, \mathrm{t}_{\text {HOLD }}=5 \mathrm{~ns}, \mathrm{t}_{\mathrm{TLH}}=\mathrm{t}_{\text {THL }} \leq$ 10 ns .
3. Clock 1 input characteristics: $\mathrm{PRR}=1 \mathrm{MHz}, \mathrm{t}_{\mathrm{P}}=20 \mathrm{~ns}$ minimum, $\mathrm{t}_{\mathrm{TLH}}=\mathrm{t}_{\mathrm{THL}} \leq 10 \mathrm{~ns}$.
4. Clock 2 input characteristics: $\mathrm{PRR}=500 \mathrm{kHz}, \mathrm{t}_{\mathrm{P}}=20 \mathrm{~ns}$ minimum, $\mathrm{t}_{\mathrm{TLH}}=\mathrm{t}_{\mathrm{THL}} \leq 10 \mathrm{~ns}$.
5. Inputs $A$ thru $D=O P E N$.

FIGURE 4. Switching test circuits and waveforms for device type 01 - Continued.


## NOTES:

1. Unless otherwise specified in the notes with the individual waveforms, all pulse generators shall have the following characteristics: $\mathrm{t}_{\mathrm{TLH}} \leq 10 \mathrm{~ns}, \mathrm{t}_{\mathrm{THL}} \leq 10 \mathrm{~ns}, \mathrm{~V}_{\mathrm{IH}}=3.0 \mathrm{~V}$ minimum, $\mathrm{V}_{\mathrm{IL}}=0 \mathrm{~V}, \mathrm{Z}_{\mathrm{OUT}}=50 \Omega$.
2. $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ minimum including jig and probe capacitance.
3. All diodes are 1 N 3064 or equivalent.
4. $R_{L}=400 \Omega \pm 5 \%$.

FIGURE 5. Switching test circuits and waveforms for device type 02.


NOTES:

1. Serial input characteristics: For $f_{M A X}, P R R=5 \mathrm{MHz}$ at $\mathrm{T}_{\mathrm{C}}=25^{\circ} \mathrm{C}, \mathrm{PRR}=3.5 \mathrm{MHz}$ at $-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{C}} \leq 125^{\circ} \mathrm{C}$. For $t_{\text {PLH1 }}, \mathrm{PRR}=500 \mathrm{kHz}, \mathrm{t}_{\text {P }}=\mathrm{t}_{\text {SETUP }}+\mathrm{t}_{\text {Hold }}, \mathrm{t}_{\text {SETUP }}=30 \mathrm{~ns}, \mathrm{t}_{\text {HOLD }}=0 \mathrm{~ns}, \mathrm{t}_{\text {THL }}=\mathrm{t}_{\text {TLH }} \leq 10 \mathrm{~ns}$.
2. Clock input characteristics: For $f_{\text {MAX }}, P R R=10 \mathrm{MHz}$ at $\mathrm{T}_{\mathrm{C}}=25^{\circ} \mathrm{C}, \mathrm{PRR}=7 \mathrm{MHz}$ at $-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{C}} \leq 125^{\circ} \mathrm{C}$. For $\mathrm{t}_{\mathrm{PLH} 1}, \mathrm{PRR}=1 \mathrm{MHz}, \mathrm{t}_{\mathrm{P}}=35 \mathrm{~ns}, \mathrm{t}_{\mathrm{THL}}=\mathrm{t}_{\text {TLH }} \leq 10 \mathrm{~ns}$.
3. Clear $=4.5 \mathrm{~V}$, preset enable $=\mathrm{GND}$, preset A thru $\mathrm{E}=\mathrm{OPEN}$.


NOTES:

1. Serial input characteristics: $\mathrm{PRR}=500 \mathrm{kHz}, \mathrm{t}_{\text {THL }}=\mathrm{t}_{\mathrm{TLL}} \leq 10 \mathrm{~ns} \mathrm{t}_{\mathrm{P}}=\mathrm{t}_{\text {SETUP }}+\mathrm{t}_{\text {HoLD }}, \mathrm{t}_{\text {SETUP }}=30 \mathrm{~ns}, \mathrm{t}_{\text {HoLD }}=0 \mathrm{~ns}$.
2. Clock input characteristics: $\mathrm{PRR}=1 \mathrm{MHz}, \mathrm{t}_{T H L}=\mathrm{t}_{\mathrm{TLH}} \leq 10 \mathrm{~ns}, \mathrm{t}_{\mathrm{P}}=35 \mathrm{~ns}$..
3. Clear $=4.5 \mathrm{~V}$, preset enable $=\mathrm{GND}$, preset A thru $\mathrm{E}=\mathrm{OPEN}$.

FIGURE 5. Switching test circuits and waveforms for device type 02 - Continued.


NOTES:

1. Clear input characteristics: $P R R=1 \mathrm{MHz}, \mathrm{t}_{\mathrm{THL}}=\mathrm{t}_{\mathrm{TLH}} \leq 10 \mathrm{~ns}, \mathrm{t}_{\mathrm{P}}=30 \mathrm{~ns}$.
2. Preset enable characteristics: $\mathrm{PRR}=1 \mathrm{MHz}, \mathrm{t}_{\mathrm{THL}}=\mathrm{t}_{\mathrm{TLH}} \leq 10 \mathrm{~ns}, \mathrm{t}_{\mathrm{P}}=30 \mathrm{~ns}$.
3. Preset A thru $\mathrm{E}=4.5 \mathrm{~V}$, clock $=\mathrm{GND}$, serial $=\mathrm{OPEN}$.

FIGURE 5. Switching test circuits and waveforms for device type 02 - Continued.


## NOTES:

1. Unless otherwise specified in the notes with the individual waveforms, all pulse generators shall have the following characteristics: $t_{T L H} \leq 10 \mathrm{~ns}, \mathrm{t}_{\text {THL }} \leq 10 \mathrm{~ns}, \mathrm{~V}_{\mathrm{IH}}=3.0 \mathrm{~V}$ minimum, $\mathrm{V}_{\mathrm{IL}}=0 \mathrm{~V}, \mathrm{Z}_{\mathrm{OUT}}=50 \Omega$.
2. $C_{L}=50 \mathrm{pF}$ minimum, including jig and probe capacitance.
3. All diodes are 1 N 3064 or equivalent.
4. $R_{L}=800 \Omega \pm 5 \%$.
5. QA outputs are illustrated in the individual waveforms. Relationship of serial input $A$ and $B$ data to other $Q$ outputs is illustrated in the typical shift sequence.

FIGURE 6. Switching test circuits and waveforms for device type 03.


NOTES:

1. Clear input characteristics: $\mathrm{PRR}=1 \mathrm{MHz}, \mathrm{t}_{\mathrm{THL}}=\mathrm{t}_{\mathrm{T} L \mathrm{H}} \leq 10 \mathrm{~ns}, \mathrm{t}_{\mathrm{P}}=50 \mathrm{~ns}$ maximum.
2. Clock $=G N D$, serial inputs $A$ and $B=O P E N$.


NOTES:

1. Clock input characteristics: For $f_{M A X}, P R R=22 \mathrm{MHz}$ at $\mathrm{T}_{\mathrm{C}}=25^{\circ} \mathrm{C}, \mathrm{PRR}=18 \mathrm{MHz}$ at $-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{C}} \leq 125^{\circ} \mathrm{C}$. For $\mathrm{t}_{\text {PLH2 }}, \mathrm{PRR}=1 \mathrm{MHz}, \mathrm{t}_{\mathrm{P}}=30 \mathrm{~ns}$ maximum, $\mathrm{t}_{\mathrm{THL}}=\mathrm{t}_{\mathrm{TLH}} \leq 10 \mathrm{~ns}$.
2. Serial input characteristics: For $f_{M A X}, P R R=11 \mathrm{MHz}$ at $25^{\circ} \mathrm{C}, \mathrm{PRR}=9 \mathrm{MHz}$ at $-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{C}} \leq 125^{\circ} \mathrm{C}$. For $\mathrm{t}_{\mathrm{PLH} 2}$, PRR $=500 \mathrm{kHz}, \mathrm{t}_{\mathrm{P}}=\mathrm{t}_{\text {SETUP }}+\mathrm{t}_{\text {HOLD }}, \mathrm{t}_{\text {SETUP }}=15 \mathrm{~ns}$ minimum, $\mathrm{t}_{\text {HOLD }}=10 \mathrm{~ns}$ maximum, $\mathrm{t}_{\text {THL }}=\mathrm{t}_{\text {TLH }} \leq 10 \mathrm{~ns}$.
3. Clear $=4.5 \mathrm{~V}$.

FIGURE 6. Switching test circuits and waveforms for device type 03 - Continued.


NOTES:

1. Clock input characteristics: $\mathrm{PRR}=1 \mathrm{MHz}, \mathrm{t}_{\mathrm{TH}}=\mathrm{t}_{\mathrm{TLH}} \leq 10 \mathrm{~ns}, \mathrm{t}_{\mathrm{P}}=30 \mathrm{~ns}$ maximum.
2. Serial input characteristics: $P R R=500 \mathrm{kHz}, \mathrm{t}_{\mathrm{P}}=\mathrm{t}_{\text {SETUP }}+\mathrm{t}_{\text {HOLD }}, \mathrm{t}_{\text {SETUP }}=15 \mathrm{~ns}$ minimum, $\mathrm{t}_{\text {HOLD }}=10 \mathrm{~ns}$ maximum, $\mathrm{t}_{\mathrm{THL}}=\mathrm{t}_{\mathrm{T} L \mathrm{H}} \leq 10 \mathrm{~ns}$.
3. $\quad$ Clear $=4.5 \mathrm{~V}$.

FIGURE 6. Switching test circuits and waveforms for device type 03 - Continued.


NOTES:

1. Unless otherwise specified in the notes with the individual waveforms, all pulse generators shall have the following characteristics: $\mathrm{t}_{\mathrm{TLH}} \leq 10 \mathrm{~ns}, \mathrm{t}_{\mathrm{THL}} \leq 10 \mathrm{~ns}, \mathrm{~V}_{\mathrm{IH}}=3.0 \mathrm{~V}$ minimum, $\mathrm{V}_{\mathrm{IL}}=0 \mathrm{~V}, \mathrm{Z}_{\mathrm{OUT}} \approx 50 \Omega$.
2. $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ minimum, including jig and probe capacitance
3. All diodes are 1N3064 or equivalent.
4. $\mathrm{R}_{\mathrm{L}}=400 \Omega \pm 5 \%$.

FIGURE 7. Switching test circuits and waveforms for device type 04.


NOTES:

1. Clock input characteristics: $\mathrm{PRR}=18 \mathrm{MHz}$ at $\mathrm{T}_{\mathrm{C}}=25^{\circ} \mathrm{C}, \mathrm{PRR}=14 \mathrm{MHz}$ at $-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{C}} \leq 125^{\circ} \mathrm{C}, \mathrm{t}_{\mathrm{THL}}=\mathrm{t}_{\mathrm{TLH}} \leq$ $10 \mathrm{~ns}, \mathrm{t}_{\mathrm{P}}=20 \mathrm{~ns}$ minimum.
2. Serial pulse characteristics: $\mathrm{PRR}=9 \mathrm{MHz}$ at $\mathrm{T}_{\mathrm{C}}=25^{\circ} \mathrm{C}, \mathrm{PRR}=7 \mathrm{MHz}$ at $-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{C}} \leq 125^{\circ} \mathrm{C}, \mathrm{t}_{\mathrm{P}}=\mathrm{t}_{\mathrm{SETUP}}+$ $\mathrm{t}_{\text {Hold }}, \mathrm{t}_{\text {SETUP }}=35 \mathrm{~ns}$ minimum, $\mathrm{t}_{\text {HOLD }}=0 \mathrm{~ns}, \mathrm{t}_{\text {ThL }}=\mathrm{t}_{\text {TLH }} \leq 5 \mathrm{~ns}$.
3. Shift load characteristics: $\mathrm{t}_{\text {TLH }} \leq 10 \mathrm{~ns}, \mathrm{t}_{\text {SETUP }}=45 \mathrm{~ns}$.
4. Clock inhibit $=$ GND, A through $\mathrm{H}=\mathrm{GND}$.


NOTES:

1. Shift load characteristics: $\mathrm{PRR}=1 \mathrm{MHz}, \mathrm{t}_{\mathrm{P}}=25 \mathrm{~ns}, \mathrm{t}_{T H L}=\mathrm{t}_{\mathrm{TLH}} \leq 10 \mathrm{~ns}$.
2. Parallel input characteristics: $P R R=500 \mathrm{kHz}, \mathrm{t}_{\mathrm{P}}=\mathrm{t}_{\mathrm{SETUP}}+\mathrm{t}_{\mathrm{HOLD}}=40 \mathrm{~ns}, \mathrm{t}_{\text {SETUP }}=10 \mathrm{~ns}, \mathrm{t}_{\text {HoLD }}=30 \mathrm{~ns}$, $\mathrm{t}_{\mathrm{TH}}=\leq 10 \mathrm{~ns}$.
3. Clock $=$ clock inhibit $=G N D, A$ through $G=G N D$, serial $=$ open .

FIGURE 7. Switching test circuits and waveforms for device type 04 - Continued.


NOTES:

1. Clock inhibit characteristics: $\operatorname{PRR}=1 \mathrm{MHz}, \mathrm{t}_{\mathrm{P} 2}=50 \mathrm{~ns}, \mathrm{t}_{\mathrm{T}_{\mathrm{HL}}}=\mathrm{t}_{\mathrm{TLH}} \leq 10 \mathrm{~ns}, \mathrm{t}_{\text {SETUP2 }}=34 \mathrm{~ns}$.
2. Clock pulse characteristics: $\operatorname{PRR}=1 \mathrm{MHz}, \mathrm{t}_{\mathrm{P} 1}=25 \mathrm{~ns}, \mathrm{t}_{\mathrm{TH}}=\mathrm{t}_{\mathrm{TLH}} \leq 10 \mathrm{~ns}$.
3. Serial pulse characteristics: $\operatorname{PRR}=500 \mathrm{kHz}, \mathrm{t}_{\text {P3 }}=\mathrm{t}_{\text {SETUP }}+\mathrm{t}_{\text {HOLD }}, \mathrm{t}_{\text {SETUP }}=35 \mathrm{~ns}, \mathrm{t}_{\text {HOLD }}=0, \mathrm{t}_{\mathrm{THL}}=\mathrm{t}_{\mathrm{TLH}} \leq 5 \mathrm{~ns}$.
4. $\quad$ Shift/load $=5.0 \mathrm{~V}$.


NOTES:

1. (H) input characteristics: $\mathrm{PRR}=1 \mathrm{MHz}, 50 \%$ duty cycle, $\mathrm{t}_{\mathrm{THL}}=\mathrm{t}_{\mathrm{TLH}} \leq 10 \mathrm{~ns}$.
2. Shift/load $=$ GND, clock inhibit $=$ GND, serial $=$ GND, $A$ thru $G=G N D$, clock $=$ GND.

FIGURE 7. Switching test circuits and waveforms for device type 04 - Continued.


## NOTES:

1. $C_{L}=50 \mathrm{pF}$ minimum including probe and jig capacitance.
2. All diodes are 1 N 3064 , or equivalent.
3. Unless otherwise specified in the notes associated with the individual tests, all pulse generators have the following characteristics: $\mathrm{Z}_{\mathrm{OUT}} \approx 50 \Omega, \mathrm{t}_{\mathrm{TLH}} \leq 7 \mathrm{~ns}, \mathrm{t}_{\mathrm{THL}} \leq 7 \mathrm{~ns}, \mathrm{~V}_{\mathrm{IH}}=3.0 \mathrm{~V}$ minimum, $\mathrm{V}_{\mathrm{IL}}=0$.
4. $R_{L}=400 \Omega \pm 5 \%$.

FIGURE 8. Switching test circuits and waveforms for device type 05.


NOTES:

1. The clear pulse has the following characteristics: $t_{\text {P(CLEAR) }}=20 \mathrm{~ns}, \mathrm{t}_{\text {sETUP }}=25 \mathrm{~ns}, \mathrm{PRR}=1 \mathrm{MHz}$.
2. The clock pulse has the following characteristics: $\mathrm{t}_{\mathrm{P}(\mathrm{CLOCK})}=20 \mathrm{~ns}, \mathrm{PRR}=1 \mathrm{MHz}$.


NOTES:

1. The clear pulse is a momentary ground, then $\mathrm{V}_{\mathrm{IH}}$ is applied to the input. $\mathrm{t}_{\text {P(CLEAR) }} \leq 75 \mathrm{~ns}, \mathrm{t}_{\text {THL }} \leq 15 \mathrm{~ns}$ and $\mathrm{t}_{\mathrm{TLH}} \leq 15 \mathrm{~ns}, \mathrm{t}_{\text {SETUP }}=25 \mathrm{~ns}$.
2. Clock pulse characteristics: $\mathrm{t}_{\mathrm{P}(\mathrm{CLOCK})}=20 \mathrm{~ns}, \mathrm{PRR}=2 \mathrm{MHz}$.
3. Data pulse characteristics: $\mathrm{t}_{\text {P(DATA) }}=\mathrm{t}_{(\mathrm{SETUP} 2)}+\mathrm{t}_{\text {HOLD }}, \mathrm{t}_{\text {SETUP } 2}=20 \mathrm{~ns}, \mathrm{t}_{\text {HOLD }}=7 \mathrm{~ns}, \mathrm{PRR}=1 \mathrm{MHz}$.

FIGURE 8. Switching test circuits and waveforms for device type 05 - Continued.


NOTES:

1. Clock pulse characteristics: $\mathrm{t}_{\mathrm{P}(\mathrm{CLOCK})}=20 \mathrm{~ns}, \mathrm{PRR}=2 \mathrm{MHz}$.
2. Data pulse characteristics: $\mathrm{t}_{\mathrm{P}(\mathrm{DATA})}=\mathrm{t}_{\mathrm{SETUP}}=20 \mathrm{~ns}, \mathrm{PRR}=1 \mathrm{MHz}$.


NOTES:

1. The clear pulse is a momentary GND, then $\mathrm{V}_{\mathbb{H}}$ is applied to the input, $\mathrm{t}_{\text {P(CLEAR) }} \leq 20 \mathrm{~ns}, \mathrm{t}_{\mathrm{THL}} \leq 15 \mathrm{~ns}, \mathrm{t}_{\mathrm{TLH}} \leq 15$ ns.
2. Clock pulse characteristics: $t_{\text {P(CLOcK })}=20 \mathrm{~ns}, \mathrm{PRR}=18 \mathrm{MHz}$ at $-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{C}} \leq 125^{\circ} \mathrm{C}\left(22 \mathrm{MHz}\right.$ at $\left.\mathrm{T}_{\mathrm{C}}=25^{\circ} \mathrm{C}\right)$.
3. Data pulse characteristics: $\mathrm{t}_{\mathrm{P}(\mathrm{DATA})}=\mathrm{t}_{\text {SETUP }}=20 \mathrm{~ns}, \mathrm{PRR}=9 \mathrm{MHz}$ at $-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{C}} \leq 125^{\circ} \mathrm{C}\left(11 \mathrm{MHz}\right.$ at $\mathrm{T}_{\mathrm{C}}=$ $25^{\circ} \mathrm{C}$ ).

FIGURE 8. Switching test circuits and waveforms for device type 05 - Continued.


NOTES:

1. Unless otherwise specified in the notes with the individual waveforms, all pulse generators shall have the following characteristics: $\mathrm{t}_{\mathrm{TLH}} \leq 7 \mathrm{~ns}, \mathrm{t}_{\mathrm{THL}} \leq 7 \mathrm{~ns}, \mathrm{~V}_{\mathrm{IH}}=3.0 \mathrm{~V}$ minimum, $\mathrm{V}_{\mathrm{IL}}=0, \mathrm{Z}_{\mathrm{OUT}} \approx 50 \Omega$.
2. $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ minimum, including jig and probe capacitance.
3. All diodes are 1 N 3064 or equivalent.
4. $\mathrm{R}_{\mathrm{L}}=400 \Omega \pm 5 \%$.


NOTES:

1. The clear pulse is a momentary GND, then $\mathrm{V}_{\mathrm{IH}}$ is applied to the input. $\mathrm{t}_{\mathrm{TLH}} \leq 15 \mathrm{~ns}, \mathrm{t}_{\mathrm{THL}} \leq 15 \mathrm{~ns}, \mathrm{t}_{\text {P(CLEAR) }} \leq$ 75 ns.
2. Clock pulse characteristics: $\mathrm{t}_{\mathrm{P}(\mathrm{CLOCK})}=16 \mathrm{~ns}, \mathrm{PRR}=24 \mathrm{MHz}$ at $-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{C}} \leq 125^{\circ} \mathrm{C}\left(30 \mathrm{MHz}\right.$ at $\left.\mathrm{T}_{\mathrm{C}}=25^{\circ} \mathrm{C}\right)$, $\mathrm{V}_{\mathrm{IH}}=3.0 \mathrm{~V}$ minimum, $\mathrm{V}_{\mathrm{IL}}=\mathrm{GND}$.

FIGURE 9. Switching test circuits and waveforms for device type 06.


NOTES:

1. Clear pulse characteristics: $\mathrm{t}_{\text {P(CLEAR) }}=12 \mathrm{~ns}, \mathrm{t}_{\text {SETUP }}=25 \mathrm{~ns}, \mathrm{PRR}=1 \mathrm{MHz}$.
2. Clock pulse characteristics: $\mathrm{t}_{\mathrm{P}(\mathrm{CLOCK})}=16 \mathrm{~ns}, \mathrm{PRR}=1 \mathrm{MHz}$.


NOTES:

1. The clear pulse is a momentary GND, then $\mathrm{V}_{\mathrm{IH}}$ is applied to the clear input.
2. Clock pulse characteristics: $\mathrm{t}_{\mathrm{P}(\mathrm{CLOCK})}=16 \mathrm{~ns}, \mathrm{PRR}=2 \mathrm{MHz}$.
3. Data pulse characteristics: $\mathrm{t}_{\text {P(DATA) }}=25 \mathrm{~ns}, \mathrm{t}_{\text {SETUP } 1}=25 \mathrm{~ns}, \mathrm{t}_{\text {HOLD }}=0 \mathrm{~ns}, \mathrm{PRR}=1 \mathrm{MHz}$.
4. Shift/Load pulse characteristics: $\mathrm{t}_{\text {P(SHIFT) }}=17 \mathrm{~ns}, \mathrm{t}_{\text {RELEASE }}=10 \mathrm{~ns}, \mathrm{t}_{\text {SETUP } 2}=27 \mathrm{~ns}, \mathrm{PRR}=2 \mathrm{MHz}$.

FIGURE 9. Switching test circuits and waveforms for device type 06 - Continued.


NOTES:

1. The clear pulse is a momentary GND, then $\mathrm{V}_{\mathrm{IH}}$ is applied to the clear input.
2. Clock pulse characteristics: $\operatorname{tP}_{\text {P(CLOCK })}=16 \mathrm{~ns}, \mathrm{PRR}=2 \mathrm{MHz}$.
3. Data pulse characteristics: $t_{P(D A T A)}=t_{\text {SETUP }}+t_{\text {HOLD }}=25 \mathrm{~ns}, \mathrm{t}_{\text {SETUP } 1}=25 \mathrm{~ns}, \mathrm{t}_{\text {HOLD }}=0 \mathrm{~ns}, \operatorname{PRR}=1 \mathrm{MHz}$.
4. Shift/load pulse characteristics: $t_{\text {P(SHIFT) }}=22 \mathrm{~ns}, \mathrm{t}_{\text {RELEASE }}=10 \mathrm{~ns}, \mathrm{t}_{\text {SETUP2 }}=32 \mathrm{~ns}, \operatorname{PRR}=2 \mathrm{MHz}$.

FIGURE 9. Switching test circuits and waveforms for device type 06 - Continued.
See footnotes at end of device type 01.
TABLE III. Group A inspection for device type 01. - Continued Terminal conditions (pins not designated may be $\mathrm{H} \geq 2.0 \mathrm{~V}$ or $\mathrm{L} \leq 0.8 \mathrm{~V}$ or open).

See footnotes at end of device type 01.
TABLE III. Group A inspection for device type 01. - Continued

See footnotes at end of device type 01.
TABLE III. Group A inspection for device type 01 - Continued.
Terminal conditions (pins not designated may be $\mathrm{H} \geq 2.0 \mathrm{~V}$ or $\mathrm{L} \leq 0.8 \mathrm{~V}$ or open).

[^2]TABLE III. Group A inspection for device type 02.

See footnotes at end of device type 02.
TABLE III. Group A inspection for device type 02 - Continued.

TABLE III. Group A inspection for device type 02 - Continued.

|  |  | तो |
| :---: | :---: | :---: |
|  | $\bigcirc \stackrel{\sim}{\square}$ |  |
|  | ®0 ¢ ¢ |  |
|  | $\pm \stackrel{\square}{\square}$ |  |
|  | $\stackrel{\text { ¢ }}{\sim}$ |  |
|  | $\bigcirc \sum_{0}$ |  |
|  | F 8 |  |
|  | 으 씽 |  |
|  | の $\quad$ - |  |
|  |  |  |
|  | ~ ${ }_{\text {¢ }}$ |  |
|  |  | ¢ = = = = = = = = = = = = = = = = = = = = \ll ¢ = = = = = |
|  | $\bigcirc 8$ |  |
|  | - 0 |  |
|  | m £ |  |
|  | ~ ${ }_{\text {a }}$ | ¢ = = = = = = = = = = = = = = m = = = = = = = = = = = = = |
|  | $-\quad \begin{array}{r}\text { ¢ } \\ \hline\end{array}$ |  |
|  |  |  |
|  |  |  |
|  | 㐫 |  |
|  | $\begin{aligned} & \text { O} \\ & \stackrel{\rightharpoonup}{0} \\ & 0 \\ & \stackrel{\rightharpoonup}{0} \end{aligned}$ |  |

MIL－M－38510／9E
TABLE III．Group A inspection for device type 02 －Continued．

| c | ৯̀ |  | $\stackrel{N}{N}$ | セ．＝＂ |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | G＝＝＝ | ＝ |
| $\stackrel{\square}{\Sigma}$ |  |  | $\bigcirc$ | $\infty$＝＝ | $=$ |
| ¢ |  |  | O |  |  |
| $\bigcirc \stackrel{\text { ¢ }}{\sim}$ | ＜＝＝＝＝＝＝＝＝＝$\lll==\infty \infty$ |  | － | ＝＝＝ | ＂$\quad$＂ |
| $\stackrel{\sim}{\square}$ ¢ |  |  |  | $5$ | $\stackrel{5}{\circ}$ |
| $\stackrel{\square}{\square} \stackrel{0}{0}$ |  |  |  | $\stackrel{5}{\circ}$ | 5 |
| $\stackrel{\text { ¢ }}{\sim}$ |  |  |  | $\stackrel{5}{\circ}$ | $\stackrel{5}{\circ}$ |
| $\cong \sum_{0}$ |  |  | $\sum_{0}^{0}$ | ＝＝＝ | ＝＝＝ |
| $=8$ |  |  |  | 5 | 5 |
| 은 ${ }_{\square}^{\circ}$ |  |  | 5 | $\stackrel{5}{\circ}$ | $\stackrel{5}{0}$ |
| の $\quad$－ |  |  | $\geq$ | ＝＝＝ | $=$＝＝ |
| $\infty \quad \begin{aligned} & \text { z } \\ & \text {～}\end{aligned}$ | $\varangle=======\infty \infty \ll=====-\infty \infty$ |  | ${ }_{0}^{2}$ | ＝ | ＂$\quad$＝$=$ \％ |
| ～${ }_{\text {® }}$ | $\infty=====\ll \infty===$＝＝＝＝＝ |  |  |  |  |
| $\bigcirc \quad \mathrm{Q}$ | $\infty===\ll \infty===\ll \infty===<==$ |  |  |  |  |
|  |  |  | $\stackrel{7}{3}$ | ＝＝＝＝ | ＝＝＝ |
| － 0 | $\infty=\ll \infty======\mathbb{=}=====$ |  |  |  |  |
| ๓ $\mathrm{Q}^{\text {® }}$ |  |  |  |  |  |
| ～${ }^{\text {a }}$ | $\infty==========\ll======1 \begin{aligned} & 0 \\ & 0 \\ & 0\end{aligned}$ |  |  |  |  |
| － |  |  |  | ＝ | $=$ |
|  |  |  | － | $\stackrel{\sim}{\sim} \stackrel{\sim}{\sim}$ N$\stackrel{\sim}{\sim}$ N |  |
|  |  |  | 促 |  | ＝ 3 z $=$ |
| Ј |  |  | $\underset{\sim}{x}$ | 동N: = | $\underline{\text { İI }}$＝$==$ |
| $\begin{aligned} & \text { O} \\ & \stackrel{\rightharpoonup}{6} \\ & 0 \\ & 0 \\ & 0 \\ & \hline \end{aligned}$ |  |  | a |  | ＝＝$=$ |

See footnotes at end of device type 02.
TABLE III. Group A inspection for device type 02 - Continued.

| Subgroup | Symbol | MIL- <br> STD-883 method | Cases E, F | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | Meas. terminal | Test limits |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Test No. | CLK | PA | PB | Pc | $\mathrm{V}_{\mathrm{cc}}$ | PD | PE | PEN | SI | QE | QD | GND | Qc | Qв | QA | CLR |  | Min | Max | Unit |
| $\begin{gathered} 9 \\ T_{\mathrm{C}}=25^{\circ} \mathrm{C} \end{gathered}$ | tpLH2 | $\begin{gathered} \hline 3003 \\ (\text { Fig 5) } \end{gathered}$ | 135 | GND | 4.5 V | 4.5 V | 4.5 V | 5.0 V | 4.5 V | 4.5 V | IN |  |  |  | GND |  |  | OUT | IN | $Q_{A}$ | 8 | 42 | ns |
|  |  |  | 136 | " |  |  |  | " |  |  | " |  |  |  | " |  | OUT |  | " | $Q_{B}$ | " | " | " |
|  |  |  | 137 | " |  |  |  | " |  |  | " |  |  |  | " | OUT |  |  | " | Qc | " | " | ${ }^{\prime}$ |
|  |  |  | 138 | " |  |  |  | " |  |  | " |  |  | OUT | " |  |  |  | " | $Q_{D}$ | " | " | " |
| " |  |  | 139 | " |  |  |  | " |  |  | " |  | OUT |  | " |  |  |  | " | $Q_{E}$ | " | " | " |
|  | tpHL3 | " | 140 | " |  |  |  | " |  |  |  |  |  |  | " |  |  | OUT | " | $Q_{A}$ | " | 55 | ns |
|  |  | " | 141 | " |  |  |  | " |  |  | " |  |  |  | " |  | OUT |  | " | $Q_{B}$ | " | " | " |
|  |  | " | 142 | " |  |  |  | " |  |  | " |  |  |  | " | OUT |  |  | " | Qc | " | " | ${ }^{\prime}$ |
|  |  | " | 143 | " |  |  |  | " |  |  | " |  |  | OUT | " |  |  |  | " | $Q_{D}$ | " | " | " |
|  |  | " | 144 | " |  |  |  | " |  |  | " |  | OUT |  | " |  |  |  | " | QE | " | " | * |
| $\begin{array}{c\|} \hline 10 \\ \mathrm{~T}_{\mathrm{C}}=125^{\circ} \mathrm{C} \end{array}$ | $\mathrm{f}_{\text {MAX }}$ | (Fig 5) | 145 | IN |  |  |  | " |  |  | GND | IN | OUT |  | " |  |  |  | 4.5 V | $Q_{E}$ | 3.5 |  | MHz |
|  | tpLH1 | 3003 | 146 | " |  |  |  | " |  |  | " | " |  |  | " |  |  | OUT | " | $Q_{A}$ | 8 | 56 | ns |
|  |  | (Fig 5) | 147 | " |  |  |  | " |  |  | ${ }^{*}$ | " |  |  | " |  | OUT |  | " | $Q_{B}$ | " | " | " |
|  |  | " | 148 | " |  |  |  | " |  |  | " | " |  |  | " | OUT |  |  | " | Qc | " | ${ }^{\prime}$ | ${ }^{\prime}$ |
|  |  | " | 149 | " |  |  |  | " |  |  | " | " |  | OUT | " |  |  |  | " | $Q_{D}$ | " | " | " |
|  |  | " | 150 | " |  |  |  | " |  |  | " | " | OUT |  | " |  |  |  | " | $\mathrm{Q}_{\mathrm{E}}$ | " | $\cdots$ | " |
| " | tPHL1 | " | 151 | " |  |  |  | " |  |  | " | " |  |  | " |  |  | OUT | " | $Q_{A}$ | " | " | " |
| " |  | " | 152 | " |  |  |  | " |  |  | " | " |  |  | " |  | OUT |  | " | $Q_{B}$ | " | " | ${ }^{*}$ |
| " |  | " | 153 | " |  |  |  | " |  |  | " | " |  |  | " | OUT |  |  | " | Qc | " | " | " |
| " |  | " | 154 | " |  |  |  | " |  |  | " | " |  | OUT | " |  |  |  | " | $Q_{D}$ | " | ${ }^{\prime}$ | ${ }^{\prime}$ |
| " |  | " | 155 | " |  |  |  | " |  |  | " | " | OUT |  | " |  |  |  | " | $\mathrm{Q}_{\mathrm{E}}$ | " | " | $\cdots$ |
|  | tPLH2 | " | 156 | GND | 4.5 V | 4.5 V | 4.5 V | " | 4.5 V | 4.5 V | IN | " |  |  | " |  |  | OUT | IN | $Q_{A}$ | 8 | 59 | " |
|  |  | " | 157 | " |  |  |  | " |  |  | " | " |  |  | " |  | OUT |  | " | $Q_{B}$ | " | " | ${ }^{\prime}$ |
|  |  | " | 158 | " |  |  |  | " |  |  | " | " |  |  | " | OUT |  |  | " | Qc | " | ${ }^{\prime}$ | " |
|  |  | " | 159 | " |  |  |  | " |  |  | " | " |  | OUT | " |  |  |  | " | $Q_{D}$ | " | ${ }^{\prime}$ | ${ }^{\prime}$ |
|  |  | " | 160 | " |  |  |  | " |  |  | " | " | OUT |  | " |  |  |  | " | $\mathrm{Q}_{\mathrm{E}}$ | " | ${ }^{\prime}$ | ${ }^{*}$ |
|  | tpHL3 | " | 161 | " |  |  |  | " |  |  | " | " |  |  | " |  |  | OUT | " | $Q_{\text {A }}$ | " | 77 | " |
|  | " | " | 162 | " |  |  |  | " |  |  | " | " |  |  | " |  | OUT |  | " | $Q_{B}$ | " | " | " |
|  | " | " | 163 | " |  |  |  | " |  |  | " | " |  |  | " | OUT |  |  | " | Qc | " | " | " |
|  | " | " | 164 | " |  |  |  | " |  |  | " | " |  | OUT | " |  |  |  | " | QD | " | " | ${ }^{\prime}$ |
|  | " | " | 165 | " |  |  |  | " |  |  | " | " | OUT |  | " |  |  |  | " | QE | " | " | " |

[^3]ㄹ/ Output voltages shall be either:

$\begin{aligned} & \text { (a) } \mathrm{H}=2.4 \mathrm{~V} \text { minimum and } \mathrm{L}=0.4 \mathrm{~V} \text { maximum when using a high speed checker double comparator, or } \\ & \text { (b) The tests in subgroups } 7 \text { and } 8 \text { shall be performed in the sequence specified. } \\ & \underline{4} \text { / Only a summary of attributes data is required. }\end{aligned}$.
TABLE III. Group A inspection for device type 03.

See footnotes at end of device type 03.
TABLE III. Group A inspection for device type 03 - Continued.

See footnotes at end of device type 03.

|  | ヲ |
| :---: | :---: |
|  |  |
| $\pm \stackrel{\text {－}}{\square}$ |  |
| $\stackrel{\text { r }}{\square}$ |  |
| $\cdots 0$ |  |
| ₹ 吅 |  |
| －ய |  |
| の $\stackrel{\text { ¢ }}{\text { ¢ }}$ |  |
| $\infty \quad \frac{\text { צ }}{\square}$ |  |
| $\cdots \underset{\sim}{\text { ® }}$ | O |
| $\bigcirc$－هิ |  |
| $\bigcirc$ O |  |
| $\checkmark$ ¢ ¢ |  |
| m Ó |  |
| $\sim$ |  |
| －¢ |  |
|  |  |
|  |  |
| ¢ |  |
|  |  |

TABLE III. Group A inspection for device type 03 - Continued.

TABLE III. Group A inspection for device type 03 - Continued.

| Subgroup | Symbol | MIL-STD-883 method | $\begin{gathered} \text { Cases } \\ \mathrm{A}, \mathrm{~B}, \mathrm{C}, \mathrm{D} \\ \hline \end{gathered}$ | 1 |  |  |  | 2 3 4 5 | 3 4 5 6 |  |  |  7 8 9  <br>  GND CLK CLR  | $\begin{gathered} 10 \\ Q_{E} \end{gathered}$ | $\begin{gathered} 11 \\ \hline Q_{F} \end{gathered}$ | $\begin{gathered} 12 \\ \mathrm{Q}_{\mathrm{G}} \end{gathered}$ | $\begin{gathered} 13 \\ Q_{H} \end{gathered}$ | $\begin{gathered} 14 \\ \hline \mathrm{~V}_{\mathrm{CC}} \end{gathered}$ | Meas. terminal | Test limits |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Min | Max | Unit |
|  |  |  | Test No. | $\mathrm{SI}_{\mathrm{A}}$ | $\mathrm{Sl}_{\mathrm{B}}$ | $Q_{A}$ | 4 5 6 <br> $Q_{B}$ $Q_{C}$ $Q_{D}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 7 | Truth | 3014 | 133 | B | B | L | L | H | H | GND | A | A | H | H | H | H | 4.5 V |  |  |  |  |
| $\mathrm{T} \mathrm{C}=25^{\circ} \mathrm{C}$ | table | " | 134 | " | " | " | " | H | " | " | B | " | " | " | " | " | " |  |  |  |  |
| 3/ 6/ | test | " | 135 | " | " | " | " | L | " | " | A | " | " | " | " | " | " |  |  |  |  |
| " | 5/ | " | 136 | " | " | " | " | " | " | " | B | " | " | " | " | " | " |  |  | 4/ |  |
| " | " | " | 137 | " | " | " | " | " | L | " | A | " | " | " | " | " | " |  |  |  |  |
| " | " | " | 138 | " | " | " | " | " | " | " | B | " | " | " | " | " | " |  |  |  |  |
| " | " | " | 139 | " | " | " | " | " | " | " | A | " | L | " | " | " | " |  |  |  |  |
| " | " | " | 140 | " | " | " | " | " | " | " | B | " | " | " | " | " | " |  |  |  |  |
| " | " | " | 141 | " | " | " | " | " | " | " | A | " | " | L | " | " | " |  |  |  |  |
| " | " | " | 142 | " | " | " | " | " | " | " | B | " | " | " | " | " | " |  |  |  |  |
| " | " | " | 143 | " | " | " | " | " | " | " | A | " | " | " | L | " | " |  |  |  |  |
| " | " | " | 144 | " | " | " | " | " | " | " | B | " | " | " | " | " | " |  |  |  |  |
| " | " | " | 145 | " | " | " | " | " | " | " | A | " | " | " | " | L | " |  |  |  |  |
| " | " | " | 146 | A | A | " | " | " | " | " | A | " | " | " | " | " | " |  |  |  |  |
| " | " | " | 147 | " | " | " | " | " | " | " | B | " | " | " | " | " | " |  |  |  |  |
| " | " | " | 148 | " | " | H | " | " | " | " | A | " | " | " | " | " | " |  |  |  |  |
| " | " | " | 149 | " | " | " | " | " | " | " | B | " | " | " | " | " | " |  |  |  |  |
| " | " | " | 150 | " | " | " | H | " | " | " | A | " | " | " | " | " | " |  |  |  |  |
| " | " | " | 151 | " | " | " | " | " | " | " | B | " | " | " | " | " | " |  |  |  |  |
| " | " | " | 152 | " | " | " | " | H | " | " | A | " | " | " | " | " | " |  |  |  |  |
| " | " | " | 153 | " | " | " | " | " | " | " | B | " | " | " | " | " | " |  |  |  |  |
| " | " | " | 154 | " | " | " | " | " | H | " | A | " | " | " | " | " | " |  |  |  |  |
| " | " | " | 155 | " | " | " | " | " | " | " | B | " | " | " | " | " | " |  |  |  |  |
| " | " | " | 156 | " | " | " | " | " | " | " | A | " | H | " | " | " | " |  |  |  |  |
| " | " | " | 157 | " | " | " | " | " | " | " | B | " | " | " | " | " | " |  |  |  |  |
| " | " | " | 158 | " | " | " | " | " | " | " | A | " | " | H | " | " | " |  |  |  |  |
| " | " | " | 159 | " | " | " | " | " | " | " | B | " | " | " | " | " | " |  |  |  |  |
| " | " | " | 160 | " | " | " | " | " | " | " | A | " | " | " | H | " | " |  |  |  |  |
| " | " | " | 161 | " | " | " | " | " | " | " | B | " | " | " | " | " | " |  |  |  |  |
| " | " | " | 162 | " | " | " | " | " | " | " | A | " | " | " | " | H | " |  |  |  |  |
| " | " | " | 163 | " | " | L | L | L | L | " | A | B | L | L | L | L | " |  |  |  |  |
| 8 | Repeat | group 7 | $=+125^{\circ}$ | nd T | $55^{\circ}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

See footnotes at end of device type 03.

| Subgroup | Symbol | $\begin{gathered} \text { SILL- } \\ \text { STD-883 } \\ \text { method } \end{gathered}$ | $\begin{gathered} \text { Cases } \\ \text { A, B, C, D } \\ \hline \text { Test No. } \end{gathered}$ | ${ }^{1}$ | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | Meas. terminal | Test limits |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | SlB | $Q_{A}$ | $Q_{B}$ | $Q_{C}$ | $Q_{D}$ | GND | CLK | CLR | QE | QF | Q ${ }_{\text {G }}$ | Q | $\mathrm{V}_{\text {cc }}$ |  | Min | Max | Unit |
| 9 | fmax | (Fig 6) | 164 | IN | IN |  |  |  |  | GND | IN | 4.5 V |  |  |  | OUT | 5.0 V | QH | 11 |  | MHz |
| $\mathrm{T}_{\mathrm{C}}=25^{\circ} \mathrm{C}$ | tpHL1 | 3003 | 165 |  |  | OUT |  |  |  | " | GND | IN |  |  |  |  |  | $Q_{A}$ | 12 | 49 | ns |
|  |  | (Fig 6) | 166 |  |  |  | OUT |  |  | " | ${ }^{\prime \prime}$ | " |  |  |  |  | " | QB | " | " | " |
|  | " |  | 167 |  |  |  |  | out |  | " | " | " |  |  |  |  | " | Qc | " | " | " |
|  | " | " | 168 |  |  |  |  |  | out | " | " | ${ }^{\prime}$ |  |  |  |  | " | QD | " | ${ }^{\prime}$ | " |
|  | " | " | 169 |  |  |  |  |  |  | " | $\cdots$ | ${ }^{\prime}$ | OUT |  |  |  | " | QE | " | ${ }^{\prime}$ | " |
|  | " | " | 170 |  |  |  |  |  |  | " | $\cdots$ | ${ }^{\prime}$ |  | out |  |  | $\cdots$ | QF | ${ }^{\prime}$ | " | " |
|  | " | " | 171 |  |  |  |  |  |  | " | " | " |  |  | OUT |  | $\cdots$ | Qg | " | " | " |
|  | " | " | 172 |  |  |  |  |  |  | " | " | " |  |  |  | out | " | Q ${ }_{\text {H }}$ | " | " |  |
|  | tPLH2 | " | 173 | IN | IN | OUT |  |  |  | " | IN | 4.5 V |  |  |  |  | " | $Q_{A}$ | 10 | 30 | " |
|  | ${ }^{\prime}$ | " | 174 | " | " |  | out |  |  | " | " | " |  |  |  |  | " | QB | " | " | " |
|  | " | " | 175 | " | " |  |  | out |  | " | ${ }^{\prime}$ | " |  |  |  |  | " | Qc | " | " | " |
|  | " | " | 176 | " | ${ }^{\prime}$ |  |  |  | OUT | " | " | " |  |  |  |  | " | QD | " | " | " |
|  | " | " | 177 | " | ${ }^{\prime}$ |  |  |  |  | " | " | " | out |  |  |  | " | $Q_{E}$ | " | " | " |
|  | " | " | 178 | $"$ | " |  |  |  |  | " | " | ${ }^{\prime}$ |  | out |  |  | " | Q ${ }_{\text {F }}$ | " | " | " |
|  | " | " | 179 | $"$ | ${ }^{\prime}$ |  |  |  |  | " | ${ }^{\prime}$ | " |  |  | OUT |  | " | Q | " | " | " |
|  | " | " | 180 | " | " |  |  |  |  | " | " | " |  |  |  | OUT | " | $Q_{H}$ | " | " | " |
|  | tPHL2 | " | 181 | " | " | OUT |  |  |  | " | " | ' |  |  |  |  | " | $Q_{A}$ | " | 37 | " |
|  | " | " | 182 | " | " |  | OUT |  |  | " | " | " |  |  |  |  | " | Q ${ }_{\text {B }}$ | " | " | " |
|  | " | " | 183 | " | " |  |  | OUT |  | " | " | " |  |  |  |  | " | Qc | " | " | " |
|  | " | " | 184 | " | " |  |  |  | OUT | " | " | " |  |  |  |  | " | $Q_{D}$ | " | " | " |
|  | " | " | 185 | " | " |  |  |  |  | " | " | " | out |  |  |  | " | $\mathrm{Q}_{\mathrm{E}}$ | " | " | " |
|  | " | " | 186 | " | " |  |  |  |  | " | " | " |  | out |  |  | " | $\mathrm{Q}_{\mathrm{F}}$ | " | " | " |
|  | " | " | 187 | " | " |  |  |  |  | " | " | " |  |  | out |  | " | Q ${ }_{\text {g }}$ | " | " | " |
|  | " | " | 188 | " | " |  |  |  |  | " | " | " |  |  |  | OUT | " | Q ${ }_{\text {H }}$ | " | " | " |
| 10 | $f_{\text {max }}$ | (Fig 6) | 189 | IN | IN |  |  |  |  | " | " | " |  |  |  | OUT | " | $Q_{H}$ | 9 |  | MHz |
| $\mathrm{T}^{\mathrm{C}}=125^{\circ} \mathrm{C}$ | tPHL1 | 3003 | 190 |  |  | OUT |  |  |  | " | GND |  |  |  |  |  | " | $Q_{A}$ | 12 | 63 |  |
|  | " | (Fig 6) | 191 |  |  |  | out |  |  | " | " | " |  |  |  |  | " | $Q_{B}$ | ${ }^{\prime}$ | " | - |
|  | " |  | 192 |  |  |  |  | out |  | " | " | " |  |  |  |  | $\cdots$ | Qc | " | ${ }^{\prime}$ | " |
|  | " |  | 193 |  |  |  |  |  | out | " | " | " |  |  |  |  | " | $Q_{\text {d }}$ | " | " | $\cdots$ |
|  | " | " | 194 |  |  |  |  |  |  | " | " | " | out |  |  |  | " | QE | " | " | $\cdots$ |
|  | " | " | 195 |  |  |  |  |  |  | " | $"$ | " |  | out |  |  | $\cdots$ | $Q_{F}$ | " | " | $\cdots$ |
|  | " | " | 196 |  |  |  |  |  |  | " | " | " |  |  | OUT |  | " | Q | " | " | " |
|  | " | " | 197 |  |  |  |  |  |  | " | " |  |  |  |  | OUT | " | Q ${ }_{\text {H }}$ | " | " | $\cdots$ |

TABLE III. Group A inspection for device type 03 - Continued.

| Subgroup | Symbol | $\begin{aligned} & \text { MIL- } \\ & \text { STD-883 } \\ & \text { method } \end{aligned}$ | $\begin{gathered} \text { Cases } \\ \text { A, B, C, D } \\ \hline \text { Test No. } \\ \hline \end{gathered}$ | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | $\begin{gathered} \text { Meas. } \\ \text { terminal } \end{gathered}$ | Test limits |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Min | Max | Unit |
|  |  |  |  | SIA | $\mathrm{Sl}_{\mathrm{B}}$ | $Q_{A}$ | Q ${ }_{\text {B }}$ | Qc | QD | GND | CLK | CLR | QE | QF | Q | Q ${ }_{\text {H }}$ | $\mathrm{V}_{\text {cc }}$ |  | Mn | Max | Unt |
| 10 | tPLH2 | 3003 | 198 | ${ }^{1 N}$ | IN | OUT |  |  |  | GND | in | 4.5 V |  |  |  |  | 5.0 V | $Q_{A}$ | 10 | 42 | ns |
| $\mathrm{TC}=125^{\circ} \mathrm{C}$ | " | (Fig 6) | 199 | , | " |  | out |  |  | " | " | " |  |  |  |  | " | Q ${ }_{\text {B }}$ | - | " | " |
| " | " |  | 200 | " | " |  |  | OUT |  | " | " | " |  |  |  |  | " | Qc | " | " | " |
| " | " | " | 201 | " | " |  |  |  | out | " | " | " |  |  |  |  | " | QD | " | " | " |
| " | " | " | 202 | " | " |  |  |  |  | " | " | " | OUT |  |  |  | " | QE | ${ }^{\prime}$ | " | " |
| " | " | " | 203 | " | " |  |  |  |  | " | " | " |  | out |  |  | " | Q ${ }_{\text {F }}$ | " | " | " |
| " | " | " | 204 | ${ }^{\prime}$ | " |  |  |  |  | " | ${ }^{\prime}$ | " |  |  | out |  | " | Qg | " | ${ }^{\prime}$ | " |
| " | " | " | 205 | " | " |  |  |  |  | $\cdots$ | " | " |  |  |  | out | " | Q ${ }_{\text {H }}$ | " | " | " |
| " | tPHL2 | " | 206 | " | " | OUT |  |  |  | " | " | " |  |  |  |  | " | $Q_{A}$ | " | 52 | " |
| " | ${ }^{*}$ | " | 207 | " | " |  | out |  |  | " | " | " |  |  |  |  | " | Q | " | " | " |
| " | " | " | 208 | " | " |  |  | OUT |  | " | " | " |  |  |  |  | " | Qc | " | " | " |
| " | " | " | 209 | " | " |  |  |  | out | " | " | " |  |  |  |  | " | $Q_{D}$ | " | " | " |
| " | " | " | 210 | " | " |  |  |  |  | " | " | " | OUT |  |  |  | " | $Q_{E}$ | " | ${ }^{\prime}$ | " |
| " | " | " | 211 | " | " |  |  |  |  | " | " | " |  | out |  |  | " | $Q_{F}$ | " | " | $\cdots$ |
| " | " | " | 212 | " | " |  |  |  |  | " | " | " |  |  | out |  | " | Q | " | " | ${ }^{*}$ |
| " | " | " | 213 | " | " |  |  |  |  | * | * | " |  |  |  | out | " | $Q_{H}$ | " | " |  |
| 11 | Same te | sts, terr | ditions | S | or su | up 1 | except | - 55 |  |  |  |  |  |  |  |  |  |  |  |  |  |

[^4]TABLE III. Group A inspection for device type 04.


[^5]TABLE III. Group A inspection for device type 04 - Continued.
Terminal conditions (pins not designated may be $\mathrm{H} \geq 2.0 \mathrm{~V}$ or $\mathrm{L} \leq 0.8 \mathrm{~V}$ or open).

TABLE III. Group A inspection for device type 04 - Continued.

TABLE III. Group A inspection for device type 04 - Continued.

|  | ले |
| :---: | :---: |
| $\bigcirc$ |  |
| $\stackrel{\square}{\square} \stackrel{\bar{z}}{3}$ |  |
| $\pm$ - |  |
| $\stackrel{\circ}{\square}$ |  |
| $\cong \quad \infty$ |  |
| $₹ \quad<$ |  |
| $\bigcirc$ ㅇ |  |
| の ${ }_{\text {O }}$ |  |
| $\infty \quad \sum_{0}$ |  |
| $\wedge$, 1 |  |
| $\bigcirc$ - |  |
| $\bigcirc 0$ |  |
| * $\quad$ - |  |
| ๓ ш | ¢ = = = = = = = = = = = = = = = = = = = = = = = = = = = = |
| $\sim \stackrel{y}{\rightrightarrows}$ |  |
| $\checkmark \frac{1}{\omega}$ |  |
|  |  |
|  | $\stackrel{\rightharpoonup}{i}$ |
| ¢ |  |
|  |  |

TABLE III. Group A inspection for device type 04 - Continued.

TABLE III. Group A inspection for device type 04 - Continued.

See footnotes at end of device type 04.
TABLE III. Group A inspection for device type 04 - Continued.

$\mathrm{C}=$ after all other input conditions, but prior to measurement, apply momentary GND, then 4.5 V . For subgroups 7 and $8, A=V_{C C}$ and $B=G N D$.
Output voltages shall be either:
(a) $\mathrm{H}=2.4 \mathrm{~V}$ minimum and $\mathrm{L}=$
(a) $\mathrm{H}=2.4 \mathrm{~V}$ minimum and $\mathrm{L}=0.4 \mathrm{~V}$ maximum when using a high speed checker double comparator, or (b) $\mathrm{H} \geq 1.5 \mathrm{~V}$ and $\mathrm{L}<1.5 \mathrm{~V}$ when using a high speed checker single comparator.
The tests in subgroups 7 and 8 shall be performed in the sequence specified.
6/ Only a summary of attributes data is required.
$\underline{6} /$ For device type 04 , schematics incorporating a $4 \mathrm{k} \Omega$ base resistor in the clock input circuit, the minimum and maximum limits shall be -0.7 and -1.6 mA , respectively.
For schematics incorporating a $6 \mathrm{k} \Omega$ base resistor in the clock input circuit, the minimum and maximum limits shall be -0.4 and -1.3 mA , respectively.
TABLE III. Group A inspection for device type 05.

See footnotes at end of device type 05.
TABLE III. Group A inspection for device type 05 - Continued. Terminal conditions (pins not designated may be $\mathrm{H} \geq 2.0 \mathrm{~V}$ or $\mathrm{L} \leq 0.8 \mathrm{~V}$ or open).

See footnotes at end of device type 05.
TABLE III．Group A inspection for device type 05 －Continued．
Terminal conditions（pins not designated may be $\mathrm{H} \geq 2.0 \mathrm{~V}$ or $\mathrm{L} \leq 0.8 \mathrm{~V}$ or open）．

|  | ヲ |
| :---: | :---: |
| ¢ |  |
| $\bigcirc$ |  |
| $\stackrel{\bigcirc}{\bullet}$ ¢ |  |
| $\stackrel{\square}{\square}$ |  |
| $\stackrel{\circ}{\circ}$ |  |
| $\bigcirc 8$ |  |
| $=\stackrel{Y}{u}$ |  |
| 으 $\overline{5}$ |  |
| の ¢ |  |
| $\infty \quad$ 会 |  |
| －$\quad$ ， |  |
| $\bigcirc 0$ |  |
| $\bigcirc 0$ |  |
| $\checkmark$－ |  |
| $\infty<$ |  |
| ～ |  |
| $\bigcirc \stackrel{\substack{0}}{\sim}$ |  |
|  |  |
|  |  |
| ¢ |  |
| $\begin{aligned} & \hline \stackrel{0}{2} \\ & \text { O} \\ & 0 . \\ & \stackrel{0}{0} \\ & \hline \end{aligned}$ |  |


|  |  | MIL- | Cases E, F | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 |  |  | est lim |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Subgroup | Symbol | STD-883 method | Test No. | CLR | SR | A | B | C | D | SL | GND | S0 | S1 | CLK | $Q_{D}$ | Qc | QB | QA | Vcc | Meas. terminal | Min | Max | Unit |
| 7 | Truth | 3014 | 95 | A | B | B | B | B | B | B | GND | A | B | A | H | L | L | L | 5.0 V |  |  |  |  |
| $\mathrm{T}_{\mathrm{C}}=25^{\circ} \mathrm{C}$ | table | " | 96 | " | " | " | " | " | " | " | " | " | " | B | H | " | " | " | " |  |  |  |  |
| 3/ 6/ | test | " | 97 | " | " | " | " | " | " | " | " | " | " | A | L | " | " | " | " |  |  | 4/ |  |
| " | 5/ | " | 98 | " | " | " | " | " | " | " | " | B | A | A | " | " | " | " | " |  |  |  |  |
| " | " | " | 99 | " | " | " | " | " | " | A | " | " | " | A | " | " | " | " | " |  |  |  |  |
| " | " | " | 100 | " | " | " | " | " | " | A | " | " | " | B | " | " | " | " | " |  |  |  |  |
| " | " | " | 101 | " | " | " | " | " | " | A | " | " | " | A | H | " | " | " | " |  |  |  |  |
| " | " | " | 102 | " | " | " | " | " | " | B | " | " | " | A | H | " | " | " | " |  |  |  |  |
| " | " | " | 103 | " | " | " | " | " | " | B | " | " | " | B | H | " | " | " | " |  |  |  |  |
| " | " | " | 104 | " | " | " | " | " | " | B | " | " | " | A | L | H | " | " | " |  |  |  |  |
| " | " | " | 105 | " | " | " | " | " | " | A | " | " | " | A | L | H | " | " | " |  |  |  |  |
| " | " | " | 106 | " | " | " | " | " | " | A | " | " | " | B | L | H | " | " | " |  |  |  |  |
| " | " | " | 107 | " | " | " | " | " | " | A | " | " | " | A | H | L | H | " | " |  |  |  |  |
| " | " | " | 108 | " | " | " | " | " | " | B | " | " | " | A | H | L | H | " | " |  |  |  |  |
| " | " | " | 109 | " | " | " | " | " | " | B | " | " | " | B | H | L | H | " | " |  |  |  |  |
| " | " | " | 110 | " | " | " | " | " | " | B | " | " | " | A | L | H | L | H | " |  |  |  |  |
| " | " | " | 111 | " | " | " | " | " | " | A | " | " | " | A | L | H | L | H | " |  |  |  |  |
| " | " | " | 112 | " | " | " | " | " | " | A | " | " | " | B | L | H | L | H | " |  |  |  |  |
| " | " | " | 113 | " | " | " | " | " | " | A | " | " | " | A | H | L | H | L | " |  |  |  |  |
| " | " | " | 114 | " | " | " | " | " | " | B | " | " | " | A | H | L | H | L | " |  |  |  |  |
| " | " | " | 115 | " | " | " | " | " | " | " | " | " | " | B | H | L | H | L | " |  |  |  |  |
| " | " | " | 116 | " | " | " | " | " | " | " | " | " | " | A | L | H | L | H | " |  |  |  |  |
| " | " | " | 117 | " | " | " | " | " | " | " | " | " | " | B | " | H | L | H | " |  |  |  |  |
| " | " | " | 118 | " | " | " | " | " | " | " | " | " | " | A | " | L | H | L | " |  |  |  |  |
| " | " | " | 119 | " | " | " | " | " | " | " | " | " | " | B | " | " | H | L | " |  |  |  |  |
| " | " | " | 120 | " | " | " | " | " | " | " | " | " | " | A | " | " | L | H | " |  |  |  |  |
| " | " | " | 121 | " | " | " | " | " | " | " | " | " | " | B | " | " | " | H | " |  |  |  |  |
| " | " | " | 122 | " | " | " | " | " | " | " | " | " | " | A | " | " | " | L | " |  |  |  |  |
| " | " | " | 123 | B | " | " | " | " | " | " | " | " | B | B | " | " | " | L | " |  |  |  |  |
| 8 | Repeat subgroup 7 at $\mathrm{T}_{\mathrm{C}}=125^{\circ} \mathrm{C}$ and $\mathrm{T}^{\prime}=-55^{\circ} \mathrm{C}$. |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

[^6]See footnotes at end of device type 05.
TABLE III. Group A inspection for device type 05 - Continued.

| MIL- $\begin{aligned} & \text { Cases E, F }\end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Subgroup | Symbol | STD-883 method | Test No. | CLR | SR | A | B | C | D | SL | GND | So | S1 | CLK | QD | Qc | QB | QA | Vcc | Meas. terminal | Min | Max | Unit |
| 9 | ${ }_{\text {f max }}$ | (Fig 8) | 124 | B | IN | GND | GND | GND | GND | GND | GND | 5.0 V | GND | IN |  |  |  | OUT | 5.0 V | $Q_{A}$ | 11 |  | MHz |
| $\mathrm{T}_{\mathrm{C}}=25^{\circ} \mathrm{C}$ | tPHL1 | $\begin{gathered} 3003 \\ \text { (Fig 8) } \end{gathered}$ | $\begin{aligned} & 125 \\ & 126 \\ & 127 \\ & 128 \end{aligned}$ | $\mathbb{I N}$ |  | 5.0 V $"$ $" 1$ | $5.0 \mathrm{~V}$ | $\begin{gathered} \hline 5.0 \mathrm{~V} \\ " \\ " \end{gathered}$ | $5.0 \mathrm{~V}$ |  |  |  | $5.0 \mathrm{~V}$ |  | OUT | OUT | OUT | OUT |  | CLR to $Q_{A}$ CLR to $Q_{B}$ CLR to $Q_{c}$ $C L R$ to $Q_{D}$ | $7$ | $34$ | ns |
| - | $\begin{gathered} \text { tPLH2 } \\ " \\ " \end{gathered}$ | " | $\begin{aligned} & 129 \\ & 130 \\ & 131 \\ & 132 \end{aligned}$ |  |  | $\begin{gathered} \mathrm{IN} \\ 5.0 \mathrm{~V} \\ 5.0 \mathrm{~V} \\ 5.0 \mathrm{~V} \end{gathered}$ | $\begin{gathered} " \\ \mathrm{IN} \\ 5.0 \mathrm{~V} \\ 5.0 \mathrm{~V} \end{gathered}$ | $\begin{gathered} \mathrm{IN} \\ 5.0 \mathrm{~V} \end{gathered}$ | IN |  |  |  |  |  | OUT | OUT | OUT | OUT |  | $C L K$ to $Q_{A}$ CLK to $Q_{B}$ CLK to Qc CLK to $Q_{D}$ | " | $26$ | " |
| " $"$ | tPHL2 | " | $\begin{aligned} & 133 \\ & 134 \\ & 135 \\ & 136 \end{aligned}$ | $\begin{gathered} 5.0 \mathrm{~V} \\ " \\ " \end{gathered}$ |  | $\begin{gathered} \mathrm{IN} \\ 5.0 \mathrm{~V} \\ 5.0 \mathrm{~V} \\ 5.0 \mathrm{~V} \end{gathered}$ | $\begin{gathered} 5.0 \mathrm{~V} \\ 1 \mathrm{~N} \\ 5.0 \mathrm{~V} \\ 5.0 \mathrm{~V} \end{gathered}$ | $\begin{gathered} \hline 5.0 \mathrm{~V} \\ 5.0 \mathrm{~V} \\ 1 \mathrm{~N} \\ 5.0 \mathrm{~V} \\ \hline \end{gathered}$ | $\begin{gathered} 5.0 \mathrm{~V} \\ 5.0 \mathrm{~V} \\ 5.0 \mathrm{~V} \\ \mathrm{~N} \end{gathered}$ |  |  |  |  |  | OUT | OUT | OUT | OUT |  | CLK to $Q_{A}$ CLK to $Q_{B}$ CLK to Qc CLK to $Q_{D}$ | " | $32$ |  |
| 10 | $f_{\text {max }}$ | (Fig 8) | 137 | B | IN | GND | GND | GND | GND | GND | " | 5.0 V | GND | IN |  |  |  | OUT | " | $Q_{A}$ | 9 |  | MHz |
| $\mathrm{T}_{\mathrm{C}}=125^{\circ} \mathrm{C}$ | tPHL1 | $\begin{gathered} 3003 \\ \text { (Fig 8) } \end{gathered}$ | $\begin{aligned} & 138 \\ & 139 \\ & 140 \\ & 141 \end{aligned}$ | IN |  | 5.0 V <br> $"$ <br> $"$ <br> $"$ <br> 1 | 5.0 V <br> $"$ <br> $"$ <br> $"$ <br> 1 | $5.0 \mathrm{~V}$ | $5.0 \mathrm{~V}$ |  | " |  | $5.0 \mathrm{~V}$ | . | OUT | OUT | OUT | OUT | " | $C L R$ to $Q_{A}$ CLR to Qb CLR to Qc CLR to Qd | 7 | $48$ | ns |
|  | $\begin{gathered} \text { tPLH2 } \\ " \\ " \end{gathered}$ | " | $\begin{aligned} & 142 \\ & 143 \\ & 144 \\ & 145 \end{aligned}$ | B |  | $\begin{gathered} \mathrm{IN} \\ 5.0 \mathrm{~V} \\ 5.0 \mathrm{~V} \\ 5.0 \mathrm{~V} \end{gathered}$ | $\begin{gathered} " \\ 1 \mathrm{~N} \\ 5.0 \mathrm{~V} \\ 5.0 \mathrm{~V} \end{gathered}$ | $\begin{gathered} \hline " \\ " \\ \mathrm{IN} \\ 5.0 \mathrm{~V} \end{gathered}$ | IN |  | " | " |  |  | OUT | OUT | OUT | OUT | " | CLK to $Q_{A}$ CLK to QB CLK to Qc CLK to QD | " | 36 $"$ $"$ | " |
|  | tPHL2 | " | $\begin{aligned} & \hline 146 \\ & 147 \\ & 148 \\ & 149 \end{aligned}$ | $\begin{gathered} 5.0 \mathrm{~V} \\ " \\ " \end{gathered}$ |  | $\begin{gathered} \mathrm{IN} \\ 5.0 \mathrm{~V} \\ 5.0 \mathrm{~V} \\ 5.0 \mathrm{~V} \end{gathered}$ | $\begin{gathered} 5.0 \mathrm{~V} \\ 1 \mathrm{~N} \\ 5.0 \mathrm{~V} \\ 5.0 \mathrm{~V} \end{gathered}$ | $\begin{gathered} 5.0 \mathrm{~V} \\ 5.0 \mathrm{~V} \\ 1 \mathrm{~N} \\ 5.0 \mathrm{~V} \end{gathered}$ | $\begin{gathered} 5.0 \mathrm{~V} \\ 5.0 \mathrm{~V} \\ 5.0 \mathrm{~V} \\ \mathrm{~N} \end{gathered}$ |  | " | " | " |  | OUT | OUT | OUT | OUT | " | CLK to $Q_{A}$ CLK to QB CLK to Qc CLK to $Q_{D}$ | " | 44 | " |

[^7]TABLE III．Group A inspection for device type 06.

|  | $\stackrel{\text { c }}{5}$ | $>$ ：$\quad$ ： | ＂$\quad$ a |  | ¢ | 下 | \＆ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | ${ }_{\sim}^{\times}$ |  |  | $\underset{\sim}{\text { ® }}=$＝$=$＝$=$＝ | $\stackrel{m}{\square}$ |  | $\stackrel{\bigcirc}{\square}$ |
|  | $\stackrel{5}{\Sigma}$ | $\underset{\sim}{\sim}==$＝ |  |  | $\begin{aligned} & \text { ti } \\ & \hline \end{aligned}$ |  | $\hat{\text { 人，}}$ |
|  |  |  | ช \％\％O \％ 10 |  | $\stackrel{\mathrm{x}}{\mathrm{u}}$ |  | צ |
| $\stackrel{\square}{\bullet}$ | Ơ | $\underset{\sim}{l} \underset{\dot{\sim}}{>}===$ | $=$＝＝＝ | ＝＝＝＝＝＝ | － | ＝＝＝＝＝＝ | $=$ |
| $\stackrel{\square}{\square}$ | O | $\begin{aligned} & \mathbb{R} \\ & \infty \\ & \infty \\ & 0 \end{aligned}$ |  |  |  |  |  |
| $\pm$ | \％ |  | $\begin{aligned} & \stackrel{\rightharpoonup}{\xi} \\ & \stackrel{\text { O}}{\sim} \end{aligned}$ |  |  |  |  |
| $\stackrel{\sim}{\square}$ | O | $\begin{aligned} & \text { § } \\ & \infty \\ & \substack{0 \\ \hline} \end{aligned}$ |  |  |  |  |  |
| $\sim$ | 8 | $\begin{aligned} & \text { を } \\ & \infty \\ & \infty \end{aligned}$ | $\begin{aligned} & \stackrel{\rightharpoonup}{\varepsilon} \\ & \stackrel{\rightharpoonup}{C} \end{aligned}$ |  |  |  |  |
| $F$ | 10 | ¢ ¢ ¢ $\stackrel{0}{+}$ |  |  |  |  |  |
| $\bigcirc$ | $\underset{\sim}{\mathrm{u}}$ | $\underset{<}{\overbrace{1}}===$ | ＝＝＝＝ | ¢ $\stackrel{y}{*}$ |  | $<$ | － |
| $\infty$ | ぁ | $\left\lvert\, \begin{aligned} & > \\ & \infty \\ & \infty \\ & 0 \end{aligned}====\right.$ | $=$＝＝＝ |  | $\stackrel{>}{2}$ |  |  |
| $\infty$ | 亿 | $\sum_{0}^{0}===$ | ＝＝＝＝ | ＝＝＝＝＝＝＝ | $=$ | ＝＝＝＝＝ | $=$ |
| $\wedge$ | － |  |  | $\begin{aligned} & \widetilde{\S} \\ & \underset{~}{c} \end{aligned}$ |  | $\underset{\substack{>\\ \hline}}{ }$ |  |
| $\bullet$ | 0 | $\overrightarrow{{ }_{N}}==\begin{aligned} & > \\ & \dot{0} \end{aligned}$ |  | $\begin{aligned} & \stackrel{\boxed{k}}{\mathrm{~N}} \\ & \underset{\sim}{n} \end{aligned}$ |  | $\stackrel{>}{\circ}$ |  |
| $\sim$ | $\infty$ | $\underset{\dot{N}}{\overrightarrow{\mathrm{O}}}==\underset{\underset{\sim}{\infty}}{\overrightarrow{0}}$ | $===\stackrel{\rightharpoonup}{\text { a }}$ | ¢ $\stackrel{y}{\top}$ |  | $\stackrel{>}{\circ}$ |  |
| $\checkmark$ | ＜ |  | $====\begin{aligned} & \text { c } \\ & \text { i } \\ & \end{aligned}$ |  |  | $>$ <br> in <br> in |  |
| m | I |  |  |  |  | $\stackrel{>}{*}$ |  |
| $\sim$ | $\rightarrow$ |  |  | ¢ $\stackrel{y}{*}$ |  |  |  |
| － |  | $\underset{\mathrm{i}}{\stackrel{\rightharpoonup}{\mathrm{i}}=}===$ | $=$＝＝＝ | $\begin{aligned} & \mathbb{Z} \\ & \underset{\xi}{N} \end{aligned}$ | $\stackrel{7}{\circ}$ | $\sum_{0}^{0}{\underset{\sim}{c}}_{\infty}^{\infty}$ | $\stackrel{>}{2}$ |
|  | $\begin{gathered} \dot{\sim} \\ \stackrel{\rightharpoonup}{\ddot{\omega}} \\ \stackrel{0}{0} \end{gathered}$ | －N m $\quad$ ¢ | －${ }^{\text {a }}$－ |  | $\stackrel{\sim}{\sim}$ | $\bar{\sim}$ N | $\stackrel{\sim}{\sim}$ |
|  |  | $\stackrel{\circ}{\circ} \mathrm{O}===$ | $\hat{\hat{O}_{0}}===$ |  |  | $=y=y==$ |  |
|  | $\begin{aligned} & \text { סু } \\ & \text { हु } \end{aligned}$ |  | $\stackrel{\text { dra }}{\text { a }}$＝$=$＝ | $\underline{U}==$＝$====$ | Э | $\cong$ § $=$＝$=$＝ | $\stackrel{\sim}{=}$ |
|  | $\begin{aligned} & \text { O} \\ & \text { 응 } \\ & 0 \\ & 0 \\ & \hline \end{aligned}$ |  |  |  | $=$ |  |  |

See footnotes at end of device type 06.
TABLE III. Group A inspection for device type 06 - Continued.

Terminal conditions (pins not designated may be $\mathrm{H} \geq 2.0 \mathrm{~V}$ or $\mathrm{L} \leq 0.8 \mathrm{~V}$ or open).

[^8]TABLE III. Group A inspection for device type 06 - Continued.

See footnotes at end of device type 06.
TABLE III. Group A inspection for device type 06 - Continued.
Terminal conditions (pins not designated may be $\mathrm{H} \geq 2.0 \mathrm{~V}$ or $\mathrm{L} \leq 0.8 \mathrm{~V}$ or open).

|  |  | MIL- | Cases E, F | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 |  |  | st lim |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | method | Test No. | CLR | $J$ | $\overline{\mathrm{K}}$ | A | B | C | D | GND | SL | CLK | $\overline{\text { Q }}$ | QD | Qc | QB | QA | Vcc | terminal | Min | Max | Unit |
| 10 | $\mathrm{f}_{\text {MAX }}$ | (Fig 9) | 111 | B | 5.0 V | GND |  |  |  |  | GND | 5.0 V | IN |  |  |  |  | OUT | 5.0 V | $Q_{\text {A }}$ | 12 |  | MHz |
| $\mathrm{T}_{\mathrm{C}}=125^{\circ} \mathrm{C}$ | tpHL1 | $\begin{gathered} \hline 3003 \\ (\text { Fig } 9) \end{gathered}$ | $\begin{aligned} & \hline 112 \\ & 113 \\ & 114 \\ & 115 \end{aligned}$ | $\mathrm{IN}$ |  |  | 5.0 V <br> $"$ <br> $"$ <br> 1 | 5.0 V $"$ $"$ $"$ | 5.0 V <br> $"$ <br> $"$ <br> 1 | 5.0 V <br> $"$ <br> $"$ <br> $"$ | GND | GND | " |  | OUT | OUT | OUT | OUT | " | CLR to $Q_{A}$ CLR to QB CLR to QC CLR to QD | 7 | 34 $"$ $"$ | ns |
|  | $\begin{gathered} \text { tPHL2 } \\ " \\ " \\ " \end{gathered}$ | " | $\begin{aligned} & 116 \\ & 117 \\ & 118 \\ & 119 \end{aligned}$ | B |  |  | IN | IN | IN | IN | " | $\mathrm{IN}$ | " |  | OUT | OUT | OUT | OUT | " | CLK to $Q_{A}$ <br> CLK to QB <br> CLK to Qc <br> CLK to $Q_{D}$ | " | 28 $"$ $"$ | " |
|  | $\begin{gathered} \text { tPHL2 } \\ " \\ " \\ " \\ \hline \end{gathered}$ | " | $\begin{aligned} & 120 \\ & 121 \\ & 122 \\ & 123 \end{aligned}$ |  |  |  | IN | IN | IN | IN | " | " | " |  | OUT | OUT | OUT | OUT | " | CLK to $Q_{A}$ CLK to QB CLK to QC CLK to $Q_{D}$ | " | 34 $"$ $"$ | " |
| 2 | Same tests, terminal conditions, and limits as subgroup 10 except $\mathrm{T}^{\text {C }}=-55^{\circ} \mathrm{C}$. |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

[^9]
## 5. PACKAGING

5.1 Packaging requirements. For acquisition purposes, the packaging requirements shall be as specified in the contract or order (see 6.2). When packaging of materiel is to be performed by DoD or in-house contractor personnel, these personnel need to contact the responsible packaging activity to ascertain packaging requirements. Packaging requirements are maintained by the Inventory Control Point's packaging activity within the Military Service or Defense Agency, or within the military service's system command. Packaging data retrieval is available from the managing Military Department's or Defense Agency's automated packaging files, CD-ROM products, or by contacting the responsible packaging activity.

## 6. NOTES

(This section contains information of a general or explanatory nature that may be helpful, but it not mandatory)
6.1 Intended use. Microcircuits conforming to this specification are intended for original equipment design applications and logistic support of existing equipment.
6.2 Acquisition requirements. Acquisition documents should specify the following:
a. Title, number, and date of the specification.
b. PIN and compliance identifier, if applicable (see 1.2).
c. Requirements for delivery of one copy of the conformance inspection data pertinent to the device inspection lot to be supplied with each shipment by the device manufacturer, if applicable.
d. Requirement for certificate of compliance, if applicable.
e. Requirements for notification of change of product or process to acquiring activity in addition to notification to the qualifying activity, if applicable.
f. Requirements for failure analysis (including required test condition of method 5003), corrective action and reporting of results, if applicable.
g. Requirements for product assurance options.
h. Requirements for carriers, special lead lengths or lead forming, if applicable. These requirements shall not affect the part number. Unless otherwise specified, these requirements will not apply to direct purchase by or direct shipment to the Government.
i. Requirements for "JAN" marking.
j. Packaging requirements (see 5.1).
6.3 Qualification. With respect to products requiring qualification, awards will be made only for products which are, at the time of award of contract, qualified for inclusion in Qualified Manufacturers List QML-38535 whether or not such products have actually been so listed by that date. The attention of the contractors is called to these requirements, and manufacturers are urged to arrange to have the products that they propose to offer to the Federal Government tested for qualification in order that they may be eligible to be awarded contracts or purchase orders for the products covered by this specification. Information pertaining to qualification of products may be obtained from DSCC-VQ, 3990 E. Broad Street, Columbus, Ohio 43123-1199.
6.4 Superseding information. The requirements of MIL-M-38510 have been superseded to take advantage of the available Qualified Manufacturer Listing (QML) system provided by MIL-PRF-38535. Previous references to MIL-M38510 in this document have been replaced by appropriate references to MIL-PRF-38535. All technical requirements now consist of this specification and MIL-PRF-38535. The MIL-M-38510 specification sheet number and PIN have been retained to avoid adversely impacting existing government logistics systems and contractor's parts lists.

## MIL-M-38510/9E

6.5 Abbreviations, symbols and definitions. The abbreviations, symbols, and definitions used herein are defined in MIL-PRF-38535 and MIL-HDBK-1331, and as follows:

| ND | Electrical ground (common terminal) |
| :---: | :---: |
| $V_{\text {IN }}$ | Voltage level at an input terminal |
|  | Current-flowing into an input termina |

6.6 Logistic support. Lead materials and finishes (see 3.3) are interchangeable. Unless otherwise specified, microcircuits acquired for Government logistic support will be acquired to device class B (see 1.2.2), lead material and finish A (see 3.4). Longer lead lengths and lead forming should not affect the part number.
6.7 Substitutability. The cross-reference information below is presented for the convenience of users. Microcircuits covered by this specification will functionally replace the listed generic-industry type. Generic-industry microcircuit types may not have equivalent operational performance characteristics across military temperature ranges or reliability factors equivalent to MIL-M-35810 device types and may have slight physical variations in relation to case size. The presence of this information should not be deemed as permitting substitution of generic-industry types for MIL-M-38510 types or as a waiver of any of the provisions of MIL-PRF-38535.

| Device type | Commercial type |
| :---: | :---: |
| 01 | 5495 |
| 02 | 5496 |
| 03 | 54164 |
| 04 | 54165 |
| 05 | 54194 |
| 06 | 54195 |

6.8 Changes from previous issue. Marginal notations are not used in this revision to identify changes with respect to the previous issue due to the extensiveness of the changes.

| Custodians: | Preparing activity: |
| :--- | :---: |
| Army - CR | DLA - CC |
| Navy - EC |  |
| Air Force - 11 | (Project 5962-2091) |
| DLA - CC |  |

Review activities:
Army - MI, SM
Navy - AS, CG, MC, SH, TD
Air Force-03, 19, 99
NOTE: The activities listed above were interested in this document as of the date of this document. Since organizations and responsibilities can change, you should verify the currency of the information above using the ASSIST Online database at http://assist.daps.dla.mil.


[^0]:    Comments, suggestions, or questions on this document should be addressed to: Commander, Defense Supply Center Columbus, ATTN: DSCC-VAS, P. O. Box 3990, Columbus, OH 43218-3990, or emailed to bipolar@dscc.dla.mil. Since contact information can change, you may want to verify the currency of this address information using the ASSIST Online database at http://assist.daps.dla.mil.

[^1]:    1/ Must withstand the added $P_{D}$ due to short circuit condition (e.g. Ios) at one output for 5 seconds duration.
    2/ Maximum junction temperature should not be exceeded except in accordance with allowable short duration burn-in screening condition in accordance with MIL-PRF-38535.

[^2]:    A $=$ normal clock pulse, except for subgroups 7 and 8 (see 4/).
    2/ For device type 01 , with schematics incorporating a $4 \mathrm{k} \Omega$ base resistor, the minimum and maximum limits shall be -0.5 and -1.4 mA , respectively. For schematics
    incorporating a $5 \mathrm{k} \Omega$ base resistor, the minimum and maximum limits shall be -0.5 and -1.4 mA , respectively. For schematics incorporating a $6 \mathrm{k} \Omega$ resistor, the
    minimum and maximum limits shall be -0.4 and -1.3 mA , respectively.
    3/ For device type 01 , with schematics incorporating a $4 \mathrm{k} \Omega$ base resistor in the mode control input circuit, the minimum and maximum limits shall be -1.4 and -3.2 mA ,
    respectively. For schematics incorporating a $5 \mathrm{k} \Omega$ base resistor, the minimum and maximum limits shall be -1.0 and -2.8 mA , respectively. For schematics
    incorporating a $6 \mathrm{k} \Omega$ resistor in the mode control input circuit, the minimum and maximum limits shall be -0.8 and -2.6 mA , respectively.
    4/ For subgroups 7 and $8, \mathrm{~A}=\mathrm{Vcc}, \mathrm{B}=\mathrm{GND}$, and $\mathrm{X}=$ indeterminate.
    5/ The tests in subgroups 7 and 8 shall be performed in the sequence specified.
    6/ Output voltages shall be either:
    (a) $\mathrm{H}=2.4 \mathrm{~V}$ minimum and $\mathrm{L}=0.4 \mathrm{~V}$ maximum when using a high speed checker double comparator or
    (b) $\mathrm{H}>1.5 \mathrm{~V}$ and $\mathrm{L}<1.5 \mathrm{~V}$ when using a high speed checker single comparator.
    7/ Only a summary of attribute data is required.

[^3]:    11 Same tests, terminal conditions and limits as for subgroup 10, except $\mathrm{T}_{\mathrm{C}}=-55^{\circ} \mathrm{C}$.

[^4]:    1/ $A=$ normal clock pulse, except for subgroups 7 and 8 (see $3 /$ ).
    3/ For subgroups 7 and $8, A=V_{C C}$ and $B=G N D$.
    4/ Output voltages shall be either:
    (a) $\mathrm{H}=2.4 \mathrm{~V}$ minimum and $\mathrm{L}=0.4 \mathrm{~V}$ maximum when using a high speed checker double comparator, or
    (b) $\mathrm{H} \geq 1.5 \mathrm{~V}$ and $\mathrm{L}<1.5 \mathrm{~V}$ when using a high speed checker single comparator.

    For schematics incorporating $4.5 \mathrm{k} \Omega$ base resistors, the minimum and maximum limits shall be -0.6 and -1.5 mA , respectively.
    For schematics incorporating $6 \mathrm{k} \Omega$ base resistors, the minimum and maximum limits shall be -0.4 and -1.3 mA , respectively.
    For schematic circuit $B$, the minimum and maximum limits shall be -0.8 and -2.6 mA , respectively.
    For device type 03, schematics circuits A, C, D, E and F, the maximum limits shall be $40 \mu \mathrm{~A}$. For schematic circuit B, the maximum limits shall be $80 \mu \mathrm{~A}$. 10/ For device type 03 , schematics circuits $A, C, D, E$ and $F$, the maximum limits shall be $100 \mu A$. For schematic circuit $B$, the maximum limits shall be $200 \mu A$.

[^5]:    See footnotes at end of device type 04

[^6]:    | 8 | Repeat subgroup 7 at $\mathrm{T}_{\mathrm{C}}=125^{\circ} \mathrm{C}$ and $\mathrm{T}_{\mathrm{C}}=-55^{\circ} \mathrm{C}$. |
    | :---: | :---: |

[^7]:    $\frac{1}{2 /} B=$ momentary GND, then $V_{I N}$ (except for subgroups 7 and 8 ). For subgroups 1,2 and $3, V_{I N}=V_{C C}$; for subgroups 9,10 and $11, V_{\mathbb{N}}=3.0 \mathrm{~V}$ minimum (see figure 8 ). 3/ For subgroups 7 and $8, A=V_{C C}$ and $B=G N D$.

    4/ Output voltages shall be either: $\quad=0.4 \mathrm{~V}$ maximum when using a $i$ h speed cher or
    

    The tests in subgroups 7 and 8 shall be performed in the sequence specified.
    Only a summary of attributes data is required.
    

[^8]:    See footnotes at end of device type 06

[^9]:     For subgroups 7 and $8, A=V_{c c}$ and $B=G N D$.
    
    (b) $\mathrm{H} \geq 1.5 \mathrm{~V}$ and $\mathrm{L}<1.5 \mathrm{~V}$ when using a high speed checker single comparator.

    5/ The tests in subgroups 7 and 8 shall be performed in the sequence specified.
    6/ Only a summary of attributes data is required.
    7/ For device type 06 , schematic circuits $A$ and $B$,

