

## CY62158G/CY62158GE MoBL

# 8-Mbit (1M × 8-bits) Static RAM with Error-Correcting Code (ECC)

#### **Features**

■ Ultra-low standby power

Typical standby current: 1.4 μA

□ Maximum standby current: 6.5 µA

■ High speed: 45 ns

■ Embedded error-correcting code (ECC) for single-bit error

correction<sup>[1, 2]</sup>

■ Operating voltage range: 2.2 V to 3.6 V

■ 1.0-V data retention

■ Transistor-transistor logic (TTL) compatible inputs and outputs

Available in Pb-free 48-ball VFBGA and 44-pin TSOP II package

#### **Functional Description**

CY62158G/CY62158GE is a high-performance CMOS low-power (MoBL) SRAM device with embedded ECC.

Device is accessed by asserting both chip enable inputs –  $\overline{\text{CE}}_1$  as LOW and CE<sub>2</sub> as HIGH.

Write to the device is performed by taking Chip Enable 1 ( $\overline{\underline{CE}}_1$ ) LOW and Chip Enable 2 ( $\overline{CE}_2$ ) HIGH and the Write Enable (WE) input LOW. Data on the eight I/O pins (I/O $_0$  through I/O $_7$ ) is then written into the location specified on the address pins ( $A_0$  through  $A_{19}$ ).

Read from the device is performed by taking Chip Enable 1 ( $\overline{\text{CE}}_1$ ) and Output Enable ( $\overline{\text{OE}}$ ) LOW and Chip Enable 2 ( $\text{CE}_2$ ) HIGH while forcing Write Enable ( $\overline{\text{WE}}$ ) HIGH. Under these conditions, the contents of the memory location specified by the address pins will appear on the I/O pins.

The eight input and output pins (I/O $_0$  through I/O $_7$ ) are placed in a high-impedance state when the device is deselected ( $\overline{\text{CE}}_1$  HIGH or CE $_2$  LOW), the outputs are disabled ( $\overline{\text{OE}}$  HIGH), or a write operation is in progress ( $\overline{\text{CE}}_1$  LOW and CE $_2$  HIGH and  $\overline{\text{WE}}$  LOW). See the Truth Table – CY62158G/CY62158GE on page 13 for a complete description of read and write modes.

#### **Product Portfolio**

					Power Dis		issipation		
Product	Features and Options (see Pin Configurations –	Range	V <sub>CC</sub> Range	Speed (ns)	Operating I <sub>CC</sub> (mA)  f = f <sub>max</sub>		Standby I <sub>SB2</sub> (µA)		
	CY62158G)		(V)	(115)					
					<b>Typ</b> <sup>[3]</sup>	Max	<b>Typ</b> <sup>[3]</sup>	Max	
CY62158G/CY62158GE	Dual Chip Enable	Industrial	2.2 V-3.6 V	45	18	25	1.4	6.5	

#### Notes

- 1. This device does not support automatic write-back on error detection.
- 2. SER FIT Rate < 0.1 FIT/Mb. Refer AN88889 for details.
- 3. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = 3V (for V<sub>CC</sub> range of 2.2V 3.6V), T<sub>A</sub> = 25 °C.

Cypress Semiconductor Corporation
Document Number: 002-29691 Rev. \*A


198 Champion Court

San Jose, CA 95134-1709 • 408-943-2600


Revised February 28, 2020



## Logic Block Diagram - CY62158G



## Logic Block Diagram - CY62158GE



## CY62158G/CY62158GE MoBL



#### **Contents**

Pin Configurations - CY62158G	4
Pin Configurations – CY62158GE	
Maximum Ratings	
Operating Range	
DC Electrical Characteristics	6
Capacitance	7
Thermal Resistance	
AC Test Loads and Waveforms	7
Data Retention Characteristics	8
Data Retention Waveform	8
Switching Characteristics	9
Switching Waveforms	
Truth Table - CY62158G/CY62158GE	
FRR Output - MoBI	13

Ordering Information	14
Ordering Code Definitions	
Package Diagrams	
Acronyms	17
Document Conventions	17
Units of Measure	17
Document History Page	18
Sales, Solutions, and Legal Information	19
Worldwide Sales and Design Support	19
Products	19
PSoC® Solutions	19
Cypress Developer Community	19
Technical Support	



## Pin Configurations - CY62158G

Figure 1. 44-pin TSOP II Pinout<sup>[4]</sup>





Figure 2. 48-ball VFBGA (6 × 8 × 1 mm) Pinout (without ERR) [4]



#### Note


Document Number: 002-29691 Rev. \*A Page 4 of 19

<sup>4.</sup> NC pins are not connected internally to the die and are typically used for address expansion to a higher-density device. Refer to the respective datasheets for pin configuration.



## Pin Configurations - CY62158GE

Figure 3. 48-ball VFBGA (6 × 8 × 1 mm) Pinout (with ERR)  $^{[5,\,6]}$ 



#### Notes

- 5. NC pins are not connected internally to the die and are typically used for address expansion to a higher-density device. Refer to the respective datasheets for pin configuration.
- 6. ERR is an Output pin.If not used, this pin should be left floating.



## **Maximum Ratings**

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested. Storage temperature ......-65 °C to + 150 °C Ambient temperature Supply voltage to ground potential ..... -0.5 V to  $V_{CC}$  + 0.5 V 

DC input voltage <sup>[7]</sup>	–0.5 V to V <sub>CC</sub> + 0.5 V
Output current into outputs (LOW)	20 mA
Static discharge voltage (MIL-STD-883, Method 3015)	>2001 V
Latch-up current	>140 mA

## **Operating Range**

Grade	Ambient Temperature	<b>V</b> cc <sup>[8]</sup>		
Industrial	–40 °C to +85 °C	2.2 V to 3.6 V		

#### **DC Electrical Characteristics**

Over the Operating Range of -40 °C to 85 °C

Doromotor	Description		Toot Conditi		45 ns			Unit	
Parameter			Test Conditions		Min	<b>Typ</b> <sup>[9]</sup>	Max	Unit	
	Output HIGH	4.5 V to 5.5 V	$V_{CC}$ = Min, $I_{OH}$ = -1.0 m	A	2.4	_	_		
V <sub>OH</sub>	voltage	4.5 V to 5.5 V	$V_{CC}$ = Min, $I_{OH}$ = -0.1 m	V <sub>CC</sub> = Min, I <sub>OH</sub> = -0.1 mA		-	_	V	
V <sub>OL</sub>	Output LOW voltage	4.5 V to 5.5 V	V <sub>CC</sub> = Min, I <sub>OL</sub> = 2.1 mA	V <sub>CC</sub> = Min, I <sub>OL</sub> = 2.1 mA		_	0.4	V	
V <sub>IH</sub> <sup>[7]</sup>	Input HIGH voltage	4.5 V to 5.5 V	-		2.2	_	V <sub>CC</sub> + 0.5	V	
V <sub>IL</sub> <sup>[7]</sup>	Input LOW voltage	4.5 V to 5.5 V	-		-0.5	_	0.8	V	
I <sub>IX</sub>	Input leakage cu	rrent	$GND \le V_{IN} \le V_{CC}$		-1.0 -		+1.0	μA	
I <sub>OZ</sub>	Output leakage	current	GND $\leq$ V <sub>OUT</sub> $\leq$ V <sub>CC</sub> , Out	GND ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub> , Output disabled		_	+1.0	μA	
I <sub>CC</sub>	V <sub>CC</sub> operating su	upply current	V <sub>CC</sub> = Max, I <sub>OUT</sub> = 0 mA, (45 ns)		-	18.0	25.0	mA	
			CiviO3 levels	f = 1 MHz	-	6.0	7.0		
I <sub>SB1</sub> <sup>[11]</sup>	Automatic power down current – CMOS inputs; V <sub>CC</sub> = 2.2 to 3.6 V		$\overline{\text{CE}}_1 \ge \text{V}_{\text{CC}} - 0.2 \text{ V or } \text{CE}_2 \le 0.2 \text{ V},$ $\text{V}_{\text{IN}} \ge \text{V}_{\text{CC}} - 0.2 \text{ V, } \text{V}_{\text{IN}} \le 0.2 \text{ V,}$ $\text{f} = \text{f}_{\text{max}} \text{ (address and data only),}$		-	1.4	6.5	μΑ	
			$f = 0$ ( $\overline{OE}$ , and $\overline{WE}$ ), $V_{CC} = V_{CC(max)}$			4.4	0.0		
	Automatic power	r down current –	$\overline{CE}_1 \ge V_{CC} - 0.2 \text{ V or }$ $CE_2 \le 0.2 \text{ V, or }$	25 °C <sup>[12]</sup> 40 °C <sup>[12]</sup>	_	1.4	2.8		
I <sub>SB2</sub> <sup>[11]</sup>	CMOS inputs;		$V_{IN} \ge V_{CC} - 0.2 \text{ V or}$	70 °C <sup>[12]</sup>	_		3.5	μΑ	
	V <sub>CC</sub> = 2.2 to 3.6 V		$V_{IN} \le 0.2 \text{ V},$ f = 0, $V_{CC} = V_{CC(max)}$		_		5.5		
			i = o, vcc = vcc(max)	85 °C	_		6.5		

#### Notes

- Notes
  7. V<sub>IL(min)</sub> = -2.0 V and V<sub>IH(max)</sub> = V<sub>CC</sub> + 2 V for pulse durations of less than 20 ns.
  8. Full Device AC operation assumes a 100 μs ramp time from 0 to V<sub>CC(min)</sub> and 200 μs wait time after V<sub>CC</sub> stabilization.
  9. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at Vcc = 3V (for V<sub>CC</sub> range of 2.2 V to 3.6 V), T<sub>A</sub> = 25 °C.
  10. This paramete<u>r is</u> guaranteed by design and not tested.
  11. Chip enables (CE<sub>1</sub> and CE<sub>2</sub>) must be tied to CMOS levels to meet the I<sub>SB1</sub> / I<sub>SB2</sub> / I<sub>CCDR</sub> spec. Other inputs can be left floating.
  12. The I<sub>SB2</sub> limits at 25 °C, 40 °C, 70 °C and typical limit at 85 °C are guaranteed by design and not 100% tested.



## Capacitance


Parameter <sup>[13]</sup>	Description	Test Conditions	Max	Unit
C <sub>IN</sub>	Input capacitance	T = 25 °C f = 1 MHz \/ = \/	10	pF
C <sub>OUT</sub>	Output capacitance	$T_A = 25 ^{\circ}\text{C}, f = 1 \text{MHz}, V_{CC} = V_{CC(typ)}$	10	pF

#### **Thermal Resistance**

Parameter <sup>[13]</sup>	Description	Test Conditions	48-ball VFBGA	44-pin TSOP II	Unit
$\Theta_{JA}$	Thermal resistance (junction to ambient)	Still air, soldered on a 3 × 4.5 inch, four-layer printed	36.92	66.93	°C/W
$\Theta_{\sf JC}$	Thermal resistance (junction to case)	circuit board	13.55	13.09	°C/W

## **AC Test Loads and Waveforms**

Figure 4. AC Test Loads and Waveforms



Parameters	5.0 V	Unit
R1	1800	Ω
R2	990	Ω
R <sub>TH</sub>	639	Ω
V <sub>TH</sub>	1.77	V
V <sub>HIGH</sub>	5.0	V

#### Note

<sup>13.</sup> Tested initially and after any design or process changes that may affect these parameters.




#### **Data Retention Characteristics**

Over the Operating Range

Parameter	Description	Conditions		Min	Typ <sup>[14]</sup>	Max	Unit
$V_{DR}$	V <sub>CC</sub> for data retention			1.0	_	_	V
		$\overline{CE}_1 \ge V_{CC} - 0.2 \text{ V or}$	Vcc = 1.2V		4	9	
I <sub>CCDR</sub> <sup>[14, 15]</sup>	Data retention current	$CE_2 \le 0.2 \text{ V},$ $V_{IN} \ge V_{CC} - 0.2 \text{ V or}$ $V_{IN} \le 0.2 \text{ V}$	Vcc = 1.5V		3.2	8	
			2.2 V < V <sub>CC</sub> ≤ 3.6 V	_	1.4	6.5	μA
t <sub>CDR</sub> <sup>[16]</sup>	Chip deselect to data retention time	-		0	_	_	-
t <sub>R</sub> <sup>[16, 17]</sup>	Operation recovery time –		45	_	_	ns	

#### **Data Retention Waveform**

Figure 5. Data Retention Waveform



#### Notes

<sup>14.</sup> Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at  $V_{CC} = 3 \text{ V}$  (for  $V_{CC}$  range of 2.2 V–3.6 V),  $T_A = 25 \text{ }^{\circ}\text{C}$ .

<sup>15.</sup> Chip enables ( $\overline{\text{CE}}_1$  and  $\text{CE}_2$ ) must be tied to CMOS levels to meet the  $I_{\text{SB}1}$  /  $I_{\text{CCDR}}$  spec. Other inputs can be left floating.  $I_{\text{CCDR}}$  is guaranteed only after device is first powered up to  $V_{\text{CC}(min)}$  and brought down to  $V_{\text{DR}}$ .

 $<sup>16. \,</sup> These \ parameters \ are \ guaranteed \ by \ design.$ 

<sup>17.</sup> Full device operation requires linear  $V_{CC}$  ramp from  $V_{DR}$  to  $V_{CC(min)} \ge 100~\mu s$  or stable at  $V_{CC(min)} \ge 100~\mu s$ .



## **Switching Characteristics**

Parameter <sup>[18]</sup>	Description	45	45 ns		
Parameter	Description	Min	Max	- Unit	
Read Cycle			•	•	
t <sub>RC</sub>	Read cycle time	45.0	_	ns	
t <sub>AA</sub>	Address to data valid	_	45.0	ns	
t <sub>OHA</sub>	Data hold from address change	10.0	-	ns	
t <sub>ACE</sub>	CE <sub>1</sub> LOW and CE <sub>2</sub> HIGH to data valid / CE LOW to ERR valid	_	45.0	ns	
t <sub>DOE</sub>	OE LOW to data valid / OE LOW to ERR valid	_	22.0	ns	
t <sub>LZOE</sub>	OE LOW to Low Z <sup>[19, 20, 21]</sup>	5.0	_	ns	
t <sub>HZOE</sub>	OE HIGH to High Z <sup>[19, 20, 21, 22]</sup>	_	18.0	ns	
t <sub>LZCE</sub>	CE <sub>1</sub> LOW and CE <sub>2</sub> HIGH to Low Z <sup>[19, 20, 21]</sup>	10.0	_	ns	
t <sub>HZCE</sub>	CE <sub>1</sub> HIGH and CE <sub>2</sub> LOW to High Z <sup>[19, 20, 21, 22]</sup>	_	18.0	ns	
t <sub>PU</sub>	CE <sub>1</sub> LOW and CE <sub>2</sub> HIGH to power-up <sup>[21]</sup>	0	_	ns	
t <sub>PD</sub>	CE <sub>1</sub> HIGH and CE <sub>2</sub> LOW to power-down <sup>[21]</sup>	_	45.0	ns	
Write Cycle <sup>[23, 24]</sup>	1		1	•	
t <sub>WC</sub>	Write cycle time	45.0	_	ns	
t <sub>SCE</sub>	CE <sub>1</sub> LOW and CE <sub>2</sub> HIGH to write end	35.0	_	ns	
t <sub>AW</sub>	Address setup to write end	35.0	_	ns	
t <sub>HA</sub>	Address hold from write end	0	_	ns	
t <sub>SA</sub>	Address setup to write start	0	_	ns	
t <sub>PWE</sub>	WE pulse width	35.0	_	ns	
t <sub>SD</sub>	Data setup to write end	25.0	_	ns	
t <sub>HD</sub>	Data hold from write end	0	_	ns	
t <sub>HZWE</sub>	WE LOW to High Z <sup>[19, 20, 21, 22]</sup>	_	18.0	ns	
t <sub>LZWE</sub>	WE HIGH to Low Z <sup>[19, 20, 21]</sup>	10.0	-	ns	

#### Notes

Document Number: 002-29691 Rev. \*A Page 9 of 19

<sup>18.</sup> Test conditions assume signal transition time (rise/fall) of 3 ns or less, timing reference levels of 1.5 V (for V<sub>CC</sub> ≥ 3 V) and V<sub>CC</sub>/2 (for V<sub>CC</sub> < 3 V), and input pulse levels of 0 to 3 V (for V<sub>CC</sub> ≥ 3 V) and 0 to V<sub>CC</sub> (for V<sub>CC</sub> < 3V). Test conditions for the read cycle use output loading shown in AC Test Loads and Waveforms section, unless specified otherwise

<sup>19.</sup> At any temperature and voltage condition,  $t_{HZCE}$  is less than  $t_{LZCE}$ ,  $t_{HZOE}$  is less than  $t_{LZOE}$ , and  $t_{HZWE}$  is less than  $t_{LZWE}$  for any device.

<sup>20.</sup> Tested initially and after any design or process changes that may affect these parameters.

<sup>21.</sup> These parameters are guaranteed by design and are not tested.

<sup>22.</sup>  $t_{\mbox{HZOE}}$ ,  $t_{\mbox{HZCE}}$ , and  $t_{\mbox{HZWE}}$  transitions are measured when the outputs enter a high impedance state.

<sup>23.</sup> The internal write time of the memory is defined by the overlap of WE = V<sub>IL</sub>, CE<sub>1</sub> = V<sub>IL</sub>, and CE<sub>2</sub> = V<sub>IH</sub>. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must refer to the edge of the signal that terminates the write.

<sup>24.</sup> The minimum write cycle pulse width for Write cycle No. 2 (WE Controlled, OE Low) should be equal to he sum of t<sub>HZWE</sub> and t<sub>SD</sub>.



## **Switching Waveforms**

Figure 6. Read Cycle No. 1 (Address Transition Controlled)  $^{[25,\ 26]}$ 





Figure 7. Read Cycle No. 2 (OE Controlled)[26, 27, 28]




#### Notes

- 25. The device is continuously selected.  $\overline{OE} = V_{IL}$ ,  $\overline{CE} = V_{IL}$ .
- 26. WE is HIGH for read cycle.
- 27. For all dual chip enable devices,  $\overline{\text{CE}}$  is the logical combination of  $\overline{\text{CE}}_1$  and  $\text{CE}_2$ . When  $\overline{\text{CE}}_1$  is LOW and  $\text{CE}_2$  is HIGH,  $\overline{\text{CE}}$  is LOW; when  $\overline{\text{CE}}_1$  is HIGH or  $\text{CE}_2$  is LOW,  $\overline{\text{CE}}$  is HIGH.
- 28. Address valid prior to or coincident with  $\overline{\text{CE}}$  LOW transition.



## Switching Waveforms (continued)

Figure 8. Write Cycle No. 1 ( $\overline{\text{WE}}$  Controlled)<sup>[29, 30 31]</sup>



#### Notes

<sup>29.</sup> For all dual chip enable devices,  $\overline{\text{CE}}$  is the logical combination of  $\overline{\text{CE}}_1$  and  $\text{CE}_2$ . When  $\overline{\text{CE}}_1$  is LOW and  $\text{CE}_2$  is HIGH,  $\overline{\text{CE}}$  is LOW; when  $\overline{\text{CE}}_1$  is HIGH or  $\text{CE}_2$  is LOW,  $\overline{\text{CE}}$  is HIGH.

<sup>30.</sup> The internal write time of the memory is defined by the overlap of WE = V<sub>IL</sub>,  $\overline{CE}_1$  = V<sub>IL</sub>, and  $CE_2$  = V<sub>IH</sub>. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must refer to the edge of the signal that terminates the write.

Data I/O is in the high-impedance state if  $\overline{CE}$  = V<sub>IH</sub>, or  $\overline{OE}$  = V<sub>IH</sub>.

<sup>31.</sup> During this period, the I/Os are in output state. Do not apply input signals.



#### Switching Waveforms (continued)

ADDRESS

twc

twc

total telegraphic state of the controlled, OE Low)

twc

total telegraphic state of the controlled, OE Low)

twc

total telegraphic state of the controlled, OE Low)

twc

total telegraphic state of the controlled, OE Low)


twc

total telegraphic state of the controlled, OE Low)

total telegraphic state of the controlled state of the controll

Figure 9. Write Cycle No. 2 (WE Controlled, OE Low)[32, 33, 34, 35]

Figure 10. Write Cycle No. 3 (CE Controlled)[32, 33, 34]



#### Notes

- 32. For all dual chip enable devices,  $\overline{\text{CE}}$  is the logical combination of  $\overline{\text{CE}}_1$  and  $\overline{\text{CE}}_2$ . When  $\overline{\text{CE}}_1$  is LOW and  $\overline{\text{CE}}_2$  is HIGH,  $\overline{\text{CE}}$  is LOW; when  $\overline{\text{CE}}_1$  is HIGH or  $\overline{\text{CE}}_2$  is LOW,  $\overline{\text{CE}}$  is HIGH.
- 33. The internal write time of the memory is defined by the overlap of WE = V<sub>IL</sub>,  $\overline{CE}_1$  = V<sub>IL</sub>, and  $CE_2$  = V<sub>IH</sub>. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must refer to the edge of the signal that terminates the write.

  Data I/O is in high impedance state if  $\overline{CE}$  = V<sub>IH</sub>, or  $\overline{OE}$  = V<sub>IH</sub>.
- 34. The minimum write cycle pulse width should be equal to the sum of the  $t_{\mbox{\scriptsize HZWE}}$  and  $t_{\mbox{\scriptsize SD}}.$
- 35. During this period I/O are in the output state. Do not apply input signals.



## **Truth Table - CY62158G/CY62158GE**

CE <sub>1</sub>	CE <sub>2</sub>	WE	OE	I/Os	Mode	Power
Н	X <sup>[36]</sup>	X <sup>[36]</sup>	X <sup>[36]</sup>	High Z	Deselect / Power down	Standby (I <sub>SB2</sub> )
X <sup>[36]</sup>	L	X <sup>[36]</sup>	X <sup>[36]</sup>	High Z	Deselect / Power down	Standby (I <sub>SB2</sub> )
L	Н	Н	L	Data Out (I/O <sub>0</sub> –I/O <sub>7</sub> )	Read	Active (I <sub>CC</sub> )
L	Н	Н	Н	High Z	Output disabled	Active (I <sub>CC</sub> )
L	Н	L	Х	Data In (I/O <sub>0</sub> –I/O <sub>7</sub> )	Write	Active (I <sub>CC</sub> )

## **ERR Output - MoBL**

Output <sup>[37]</sup>	Mode	
0	Read operation, no single-bit error in the stored data.	
1	Read operation, single-bit error detected and corrected.	
High-Z Device deselected / outputs disabled / Write operation		

Document Number: 002-29691 Rev. \*A Page 13 of 19


Notes
36. The 'X' (Don't care) state for the chip enables refer to the logic state (either HIGH or LOW). Intermediate voltage levels on these pins is not permitted.
37. ERR is an Output pin. If not used, this pin should be left floating.



## **Ordering Information**

Speed (ns)	Ordering Code	Package Diagram	Package Type (all Pb-free)	Operating Range
	CY62158G30-45ZSXI	51-85087	44-pin TSOP II (Pb-free)	- Industrial
45	CY62158G30-45ZSXIT	31-03001		
	CY62158G30-45BVXI	51-85150	48-ball VFBGA	
	CY62158GE30-45BVXI	31-63130		

#### **Ordering Code Definitions**





## **Package Diagrams**

Figure 11. 44-pin TSOP Z44-II Package Outline, 51-85087









Figure 12. 48-Ball VFBGA  $6 \times 8 \times$  1.0 mm BV48/BZ48/VCF048 Package Outline, 51-85150







Q1	ידרו	7/1	ГFW

SYMBOL		DIMENSIONS	
	MIN.	NOM.	MAX.
Α	-	-	1,00
A1	0.16	-	-
A2	-	-	0.81
D	8.00 BSC		
E	6.00 BSC		
D1	5,25 BSC		
E1	3.75 BSC		
MD	8		
ME	6		
n		48	
Øь	0.25	0.30	0.35
eE	0.75 BSC		
eD	0.75 BSC		
SD	0.375 BSC		
SE	0.375 BSC		

#### NOTES:

- 1. DIMENSIONING AND TOLERANCING METHODS PER ASME Y14.5M-2009.
- 2. ALL DIMENSIONS ARE IN MILLIMETERS.
- 3. BALL POSITION DESIGNATION PER JEP95, SECTION 3, SPP-020.
- 4. @REPRESENTS THE SOLDER BALL GRID PITCH.
- 5. SYMBOL "MD" IS THE BALL MATRIX SIZE IN THE "D" DIRECTION. SYMBOL "ME" IS THE BALL MATRIX SIZE IN THE "E" DIRECTION. n IS THE NUMBER OF POPULATED SOLDER BALL POSITIONS FOR MATRIX SIZE



6 DIMENSION "b" IS MEASURED AT THE MAXIMUM BALL DIAMETER IN A PLANE PARALLEL TO DATUM C.



7. "SD" AND "SE" ARE MEASURED WITH RESPECT TO DATUMS A AND B AND DEFINE THE POSITION OF THE CENTER SOLDER BALL IN THE OUTER ROW. WHEN THERE IS AN ODD NUMBER OF SOLDER BALLS IN THE OUTER ROW "SD" OR "SE" = 0.

WHEN THERE IS AN EVEN NUMBER OF SOLDER BALLS IN THE OUTER ROW, "SD" = eD/2 AND "SE" = eE/2.



"+" INDICATES THE THEORETICAL CENTER OF DEPOPULATED BALLS.

A1 CORNER TO BE IDENTIFIED BY CHAMFER, LASER OR INK MARK METALIZED MARK, INDENTATION OR OTHER MEANS.

51-85150 \*I



## **Acronyms**

Table 1. Acronyms Used in this Document

Acronym	Description	
CE	Chip Enable	
CMOS	Complementary Metal Oxide Semiconductor	
I/O	Input/Output	
OE	Output Enable	
SRAM	Static Random Access Memory	
VFBGA	Very Fine-Pitch Ball Grid Array	
WE	Write Enable	
ECC	Error Correcting Code	

## **Document Conventions**

#### **Units of Measure**

Table 2. Units of Measure

Symbol	Unit of Measure		
°C	degree Celsius		
MHz	megahertz		
μA	microampere		
μs	microsecond		
mA	milliampere		
mm	millimeter		
ns	nanosecond		
Ω	ohm		
%	percent		
pF	picofarad		
V	volt		

Document Number: 002-29691 Rev. \*A Page 17 of 19



## **Document History Page**

Document Title: CY62158G/CY62158GE MoBL, 8-Mbit (1M × 8-bits) Static RAM with Error-Correcting Code (ECC) Document Number: 002-29691			
Rev.	ECN No.	Submission Date	Description of Change
*A	6814364	02/28/2020	Release to Web.

Document Number: 002-29691 Rev. \*A Page 18 of 19



## Sales, Solutions, and Legal Information

#### **Worldwide Sales and Design Support**

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

#### **Products**

Arm® Cortex® Microcontrollers

Automotive

Clocks & Buffers

Interface

Internet of Things

Cypress.com/automotive

cypress.com/clocks

cypress.com/interface

cypress.com/iot

cypress.com/memory

 Memory
 cypress.com/memory

 Microcontrollers
 cypress.com/mcu

 PSoC
 cypress.com/psoc

Power Management ICs cypress.com/pmic
Touch Sensing cypress.com/touch
USB Controllers cypress.com/usb
Wireless Connectivity cypress.com/wireless

#### PSoC® Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6 MCU

#### **Cypress Developer Community**

Community | Code Examples | Projects | Video | Blogs | Training | Components

#### **Technical Support**

cypress.com/support

© Cypress Semiconductor Corporation, 2020. This document is the property of Cypress Semiconductor Corporation and its subsidiaries ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware product, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. No computing device can be absolutely secure. Therefore, despite security measures implemented in Cypress hardware or software products, Cypress shall have no liability arising out of any security breach, such as unauthorized access to or use of a Cypress product. CYPRESS DOES NOT REPRESENT, WARRANT, OR GUARANTEE THAT CYPRESS PRODUCTS, OR SYSTEMS CREATED USING CYPRESS PRODUCTS, WILL BE FREE FROM CORRUPTION, ATTACK, VIRUSES, INTERFERENCE, HACKING, DATALOSS OR THEFT, OR OTHER SECURITY INTRUSION (collectively, "Security Breach"). Cypress disclaims any liability relating to any Security Breach, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from any Security Breach. In addition, the products described in these materials may contain design defects or errors known as errata which may cause the product to deviate from published specifications. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. "High-Risk Device" means any device or system whose failure could cause personal injury, death, or property damage. Examples of High-Risk Devices are weapons, nuclear installations, surgical implants, and other medical devices. "Critical Component" means any component of

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

Document Number: 002-29691 Rev. \*A Revised February 28, 2020 Page 19 of 19