

2048 x 8 Static R/W RAM

Features

- Automatic power-down when deselected
- · CMOS for optimum speed/power
- High speed
 - -- 20 ns
- · Low active power
 - 550 mW
- Low standby power
 - 110 mW
- TTL-compatible inputs and outputs
- Capable of withstanding greater than 2001V electrostatic discharge

Functional Description


The CY6116A and CY6117A are high-performanceCMOS static RAMsorganized as 2048 words by 8 bits. Easy memory expansion is provided by an active LOW chip enable (ĈĒ) and active LOW output enable (ÕĒ), and three-state drivers. The CY6116A and CY6117A have an automatic power-down feature, reducing the power consumption by 83% when deselected.

Writing to the device is accomplished when the chip enable ($\overline{\text{CE}}$) and write enable ($\overline{\text{WE}}$) inputs are both LOW. Data on the I/O pins (I/O₀ through I/O₇) is written into the memory location specified on the address pins (A_0 thorugh A_{10}).

Reading the device is accomplished by taking chip enable (\overline{CE}) and output enable (\overline{OE}) LOW while write enable (\overline{WE}) remains HIGH. Under these conditions, the contents of the memeory location specified on the address pins will appear on the I/O pins.

The I/O pins remain in high-impedance state when chip enable (\overline{CE}) is HIGH or write enable (\overline{WE}) is LOW.

The CY6116A and CY6117A utilize a die coat to insure alpha immunity.



Selection Guide

		6116A-20 6117A-20	6116A-25 6117A-25	6116A-35 6117A-35	6116A-45 6117A-45	6116A-55 6117A-55
Maximum Access Time (ns)	20	25	35	45	55
MaximumOperating Current(mA)	Commercial	100	100	100	100	80
	Military		125	100	100	100
Maximum Standby	Commercial	40/20	20	20	20	20
Current(mA)	Military		40	20	20	20



Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature $\dots - 65^{\circ}\text{C}$ to $+ 150^{\circ}\text{C}$

Ambient Temperature with

Supply Voltage to Ground Potential

 $(Pin 24 \text{ to } Pin 12) \dots -0.5V \text{ to } +7.0V$

DC Voltage Applied to Outputs

in High Z State - 0.5V to + 7.0V DC Input Voltage - 3.0V to + 7.0V

 Static Discharge Voltage
 >2001V

 (per MIL-STD-883, Method 3015)
 >200 mA

 Latch-Up Current
 >200 mA

Operating Range

Range	Ambient Temperature	v _{cc}
Commercial	0°C to + 70°C	5V ± 10%
Military[1]	- 55°C to + 125°C	5V ± 10%

Electrical Characteristics Over the Operating Range^[2]

						A-20 A-20		25, 35, 45 25, 35, 45		A-55 A-55	
Parameters	Description	Test Conc	lition	s	Min.	Max.	Min.	Max.	Min.	Max.	Units
V _{OH}	Output HIGH Voltage	V _{CC} = Min., I _{OH} =	- 4.0	0 mA	2.4		2.4		2.4		V
V _{OL}	Output LOW Voltage	$V_{CC} = Min., I_{OL} =$	8.0 m	ı A		0.4		0.4		0.4	V
V _{IH}	Input HIGH Voltage				2.2	V_{CC}	2.2	V_{CC}	2.2	V_{CC}	V
V _{IL}	Input LOW Voltage[3]				-0.5	0.8	-0.5	0.8	-0.5	0.8	V
I _{IX}	Input Load Current	$GND \le V_1 \le V_{CC}$		-10	+10	-10	+10	-10	+10	μА	
I_{OZ}	Output Leakage Current	$\begin{aligned} & \text{GND} \leq V_{I} \leq V_{CC}, \\ & \text{Output Disabled} \end{aligned}$			-10	+10	-10	+10	-10	+10	μА
I _{OS}	Output Short Circuit Current ^[4]	$V_{CC} = Max., V_{OUT} = GND$			-300		-300		-300	mA	
I_{CC}	V _{CC} Operating	$V_{CC} = Max.$	Con	ı'l		100		100		80	mA
	Supply Current	$I_{OUT} = 0 \text{ mA}$ $f = f_{MAX} = 1/t_{RC}$	Mil	25				125		100	
		1 - 1MAX - 1/tRC		35, 45	1			100			
I _{SB1}	Automatic CE	Max. V _{CC} ,	Con	ı'l		40		20		20	mA
	Power-DownCurrent - TTL Inputs	$\overline{CE} \ge V_{IH}$ $f = f_{MAX}$	Mil	25				40		20	
	- I I E Inpuis	1 - IMAX		35, 45, 55	ĺ			20	1		
I _{SB2}	Automatic CE Power-DownCurrent - CMOS Inputs	$\begin{array}{l} \underline{\text{Max. V}_{CC}}, \\ \overline{\text{CE}} \geq V_{\text{IH}} - 0.3V, \\ V_{\text{IN}} \geq V_{CC} - 0.3V \end{array}$	Con	ı'l		20		20		20	mA
		or $V_{IN} \le 0.3V$, f = 0	Mil					20		20	

Capacitance^[5]


Parameters	Description	Test Conditions	Max.	Units
C _{IN}	InputCapacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz},$	10	pF
C _{OUT}	Output Capacitance	$V_{CC} = 5.0V$	10	pF


Notes:

- 1. TA is the "instant on" case temperature.
- See the last page of this specification for Group A subgroup testing information.
- 3. $V_{IL (min.)} = -3.0 \text{V}$ for pulse durations less than 30 ns.
- Not more than 1 output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.
- Tested initially and after any design or process changes that may affect these parameters.



AC Test Loads and Waveforms





6116A-6

Switching Characteristics Over the Operating Range^[2, 6]

		6116.	A-20	6116	A-25	6116.	6116A-35		A-45	6116A-55		
Parameters	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
READ CYCLE												
t _{RC}	Read Cycle Time	20		25		35		45	L	55		ns
t _{AA}	Address to Data Valid		20		25		35		45		55	ns
t _{OHA}	Data Hold from Address Change	5		5		5		5		5		ns
t _{ACE}	CE LOW to Data Valid		20		25		35		45		55	ns
t _{DOE}	OE LOW to Data Valid		10		12		15		20		25	ns
t _{LZOE}	OE LOW to Low Z	3		3		3		3		3		ns
t _{HZOE}	OE HIGH to High Z ^[7]		8		10		12		15		20	ns
t _{LZCE}	CE LOW to Low Z ^[8]	5		5		5		5		5		ns
t _{HZCE}	CE HIGH to High Z ^[7, 8]		8		10		15		15		20	ns
t _{PU}	CE LOW to Power-Up	0		0		0		0		0		ns
t _{PD}	CE HIGH to Power-Down		20		20		20		25		25	ns
WRITE CYC	CLE ^[9]											
twc	Write Cycle Time	20		20		25		40		50		ns
t _{SCE}	CE LOW to Write End	15		20		25		30		40		ns
t _{AW}	Address Set-Up to Write End	15		20		25		30		40		ns
t _{HA}	Address Hold from Write End	0		0		0		0		0		ns
t _{SA}	Address Set-Up to Write Start	0		0		0		0		0		ns
tpwE	WE Pulse Width	15		15		20		20		25		ns
t _{SD}	Data Set-Up to Write End	10		10		15		15		25		ns
t _{HD}	Data Hold from Write End	0		0		0		0		0		ns
t _{HZWE}	WE LOW to High Z		7		7		10		15		20	ns
t _{LZWE}	WE HIGH to Low Z	5		5		5		5		5		ns


Notes:

- 6. Test conditions assume signal transition time of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified I_{OL}/I_{OH} and 30-pF load capacitance.
- t_{HZOE}, t_{HZCE}, and t_{HZWE} are specified with C_L = 5 pF as in part (b)
 of AC Test Loads. Transition is measured ±500 mV from steady state
 voltage.
- At any given temperature and voltage condition, t_{HZCE} is less than t_{LZCE} for any given device.
- The internal write time of the memory is defined by the overlap of CE LOW and WE LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.
- 10. WE is HIGH for read cycle.
- 11. Device is continuously selected. \overline{OE} , \overline{CE} = V_{IL} .
- 12. Address valid prior to or coincident with $\overline{\text{CE}}$ transition LOW.
- 13. Data I/O pins enter high-impedance state, as shown, when \overline{OE} is held LOW during write.
- 14. If $\overline{\text{CE}}$ goes HIGH simultaneously with $\overline{\text{WE}}$ HIGH, the output remains in a high-impedance state.





Switching Waveforms

Read Cycle No. 1[10, 11]




6116A-7








Switching Waveforms (continued)





Typical DC and AC Characteristics






Typical DC and AC Characteristics (continued)







Ordering Information

Speed (ns)	Ordering Code	Package Type	Operating Range
20	CY6116A-20PC	P11	Commercial
	CY6116A-20DC	D12	
25	CY6116A-25PC	P11	Commercial
	CY6116A-25DC	D12	
	CY6116A-25LC	L64	
	CY6116A-25DMB	D12	Military
	CY6116A-25LMB	L64	
35	CY6116A-35PC	P11	Commercial
	CY6116A-35DC	D12	
	CY6116A-35LC	L64	
	CY6116A-35DMB	D12	Military
	CY6116A-35LMB	L64	
45	CY6116A-45PC	P11	Commercial
	CY6116A-45DC	D12	
	CY6116A-45LC	L64	
	CY6116A-45DMB	D12	Military
	CY6116A-45LMB	L64	
55	CY6116A-55PC	P11	Commercial
	CY6116A-55DC	D12	
	CY6116A-55LC	L64	
	CY6116A-55DMB	D12	Military
	CY6116A-55LMB	L64	

Speed (ns)	Ordering Code	Package Type	Operating Range
25	CY6117A-25LMB	L55	Military
35	CY6117A-35LMB	L55	Military
45	CY6117A-45LMB	L55	Military
55	CY6117A-55LMB	L55	Military



MILITARY SPECIFICATIONS Group A Subgroup Testing

DC Characteristics

Parameters	Subgroups
V _{OH}	1, 2, 3
V _{OL}	1, 2, 3
V _{IH}	1, 2, 3
V _{IL} Max.	1, 2, 3
I _{IX}	1, 2, 3
I _{OZ}	1, 2, 3
I _{CC}	1, 2, 3
I _{SB}	1, 2, 3

Switching Characteristics

Parameters	Subgroups
READ CYCLE	
t _{RC}	7, 8, 9, 10, 11
t _{AA}	7, 8, 9, 10, 11
t _{OHA}	7, 8, 9, 10, 11
t _{ACE}	7, 8, 9, 10, 11
t _{DOE}	7, 8, 9, 10, 11
WRITE CYCLE	
t _{WC}	7, 8, 9, 10, 11
t _{SCE}	7, 8, 9, 10, 11
t _{AW}	7, 8, 9, 10, 11
t _{HA}	7, 8, 9, 10, 11
t _{SA}	7, 8, 9, 10, 11
t _{PWE}	7, 8, 9, 10, 11
t _{SD}	7, 8, 9, 10, 11
t _{HD}	7, 8, 9, 10, 11

Document #: 38-00105-A