

## Please note that Cypress is an Infineon Technologies Company.

The document following this cover page is marked as "Cypress" document as this is the company that originally developed the product. Please note that Infineon will continue to offer the product to new and existing customers as part of the Infineon product portfolio.

## **Continuity of document content**

The fact that Infineon offers the following product as part of the Infineon product portfolio does not lead to any changes to this document. Future revisions will occur when appropriate, and any changes will be set out on the document history page.

# **Continuity of ordering part numbers**

Infineon continues to support existing part numbers. Please continue to use the ordering part numbers listed in the datasheet for ordering.

www.infineon.com



# Three-PLL, Serial-Programmable, Flash-Programmable Clock Generator

#### **Features**

- Three integrated phase-locked loops (PLLs)
- Ultra wide divide counters (8-bit Q, 11-bit P, and 7-bit post divide)
- Improved linear crystal load capacitors
- Flash programmability with external programmer
- Field-programmable
- Low jitter, high accuracy outputs
- Power management options (Shutdown, OE, Suspend)
- Configurable crystal drive strength
- Frequency select through three external LVTTL inputs
- 3.3 V operation
- 16-pin TSSOP package
- CyClocksRT™ software support

#### Advanced Features

- Two-wire serial interface for in-system configurability
- Configurable output buffer
- Digital VCXO
- High frequency LVPECL output (CY22394 only)
- 3.3/2.5 V outputs (CY22395 only)
- NiPdAu lead finish (CY223931)

## **Functional Description**

The CY22393, CY22394, and CY22395 are a family of parts designed as upgrades to the existing CY22392 device. These parts have similar performance to the CY22392, but provide advanced features to meet the needs of more demanding applications.

The clock family has three PLLs which, when combined with the reference, allow up to four independent frequencies to be output on up to six pins. These three PLLs are completely programmable.

The CY223931 is the CY22393 with NiPdAu lead finish.

For a complete list of related documentation, click here.


#### **Selection Guide**

Part Number	Outputs	Input Frequency Range	Output Frequency Range	Specifics
CY22393_C	6 CMOS	8 MHz–30 MHz (external crystal) 1 MHz–166 MHz (reference clock)	Up to 200 MHz	Commercial temperature
CY22393_I	6 CMOS	8 MHz-30 MHz (external crystal) 1 MHz-166 MHz (reference clock)	Up to 166 MHz	Industrial temperature
CY223931_I	6 CMOS	8 MHz–30 MHz (external crystal) 1 MHz–166 MHz (reference clock)	Up to 166 MHz	Industrial temperature
CY22394_C	1 PECL/ 4 CMOS	8 MHz-30 MHz (external crystal) 1 MHz-166 MHz (reference clock)	100 MHz-400 MHz (PECL) Up to 200 MHz (CMOS)	Commercial temperature
CY22394_I	1 PECL/ 4 CMOS	8 MHz–30 MHz (external crystal) 1 MHz–150 MHz (reference clock)	125 MHz–375 MHz (PECL) Up to 166 MHz (CMOS)	Industrial temperature
CY22395_C	4 LVCMOS/1 CMOS	8 MHz-30 MHz (external crystal) 1 MHz-166 MHz (reference clock)	Up to 200 MHz (3.3 V) Up to 133 MHz (2.5 V)	Commercial temperature
CY22395_I	4 LVCMOS/1 CMOS	8 MHz–30 MHz (external crystal) 1 MHz–150 MHz (reference clock)	Up to 166 MHz (3.3 V) Up to 133 MHz (2.5 V)	Industrial temperature


**Cypress Semiconductor Corporation** • 198 Champion Court • San Jose, CA 95134-1709 • 408-943-2600 Document Number: 38-07186 Rev. \*N Revised March 27, 2019



## Logic Block Diagram - CY22393 and CY223931




# Logic Block Diagram - CY22394



Document Number: 38-07186 Rev. \*N



# Logic Block Diagram - CY22395





### **Contents**


Pinouts	_
Pin Definitions	
Functional Overview	. 6
Configurable PLLs	. 6
General Purpose Inputs	. 6
Crystal Input	
Crystal Drive Level and Power	6
Digital VCXO	. 6
Output Configuration	
Power-Saving Features	. 7
Improving Jitter	. 7
Power Supply Sequencing	
CyClocksRT Software	
Junction Temperature Limitations	. 7
Dynamic Updates	. 7
Memory Bitmap Definitions	. 8
Clk{A-D}_Div[6:0]	. 8
ClkE_Div[1:0]	
Clk*_FS[2:0]	
Xbuf_OE	
PdnEn	
Clk*_ACAdj[1:0]	
Clk*_DCAdj[1:0]	. 8
PLL*_Q[7:0]	. 8
PLL*_P[9:0]	
PLL*_P	
PLL*_LF[2:0]	
PLL*_En	
DivSel	
OscCap[5:0]	
OscDrv[1:0]	
Reserved	
Serial Programming Bitmaps — Summary Tables 1	
Serial Bus Programming Protocol and Timing1	11
Default Startup Condition	
for the CY22393/931/94/95	
Device Address1	
Data Valid1	12

Data Frame	12
Acknowledge Pulse	12
Write Operations	13
Writing Individual Bytes	13
Writing Multiple Bytes	13
Read Operations	13
Current Address Read	13
Random Read	13
Sequential Read	
Serial Programming Interface Timing	14
Serial Programming Interface	
Timing Specifications	14
Absolute Maximum Conditions	15
Operating Conditions	15
Recommended Crystal Specifications	
3.3 V Electrical Characteristics	
2.5 V Electrical Characteristics	
Thermal Resistance	
3.3 V Switching Characteristics	
2.5 V Switching Characteristics	
Switching Waveforms	
Test Circuit	
Ordering Information	
Possible Configurations	
Ordering Code Definitions	
Package Diagram	
Acronyms	
Document Conventions	
Units of Measure	
Document History Page	
Sales, Solutions, and Legal Information	
Worldwide Sales and Design Support	
Products	
PSoC® Solutions	
Cypress Developer Community	
Technical Support	26



### **Pinouts**

Figure 1. 16-pin TSSOP pinout (for CY22393/CY223931/CY22394/CY22395)



## **Pin Definitions**

Name	Pin Number CY22393 CY223931	Pin Number CY22394	Pin Number CY22395	Description
CLKC	1	1	1	Configurable clock output C
$V_{DD}$	2	2	2	Power supply
AGND	3	3	3	Analog Ground
XTALIN	4	4	4	Reference crystal input or external reference clock input
XTALOUT	5	5	5	Reference crystal feedback
XBUF	6	6	N/A	Buffered reference clock output
LV <sub>DD</sub>	N/A	N/A	6	Low voltage clock output power supply
CLKD or LCLKD	7	N/A	7	Configurable clock output D; LCLKD referenced to LVDD
P- CLK	N/A	7	N/A	LV PECL output <sup>[1]</sup>
CLKE or LCLKE	8	N/A	8	Configurable clock output E; LCLKE referenced to LVDD
P+ CLK	N/A	8	N/A	LV PECL output <sup>[1]</sup>
CLKB or LCLKB	9	9	9	Configurable clock output B; LCLKB referenced to LVDD
CLKA or LCLKA	10	10	10	Configurable clock output A; LCLKA referenced to LVDD
GND/LGND	11	11	11	Ground
SDAT (S0)	12	12	12	Serial port data. S0 value latched during start up
SCLK (S1)	13	13	13	Serial port clock. S1 value latched during start up
AV <sub>DD</sub>	14	14	14	Analog power supply
SUSPEND	15	15	15	General purpose input for frequency control; bit 2. Optionally, Suspend mode control input
SHUTDOWN/ OE	16	16	16	Places outputs in tristate condition and shuts down chip when LOW. Optionally, only places outputs in tristate condition and does not shut down chip when LOW

#### Note

Document Number: 38-07186 Rev. \*N Page 5 of 26

<sup>1.</sup> LVPECL outputs require an external termination network.



#### **Functional Overview**

#### Configurable PLLs

PLL1 generates a frequency that is equal to the reference divided by an 8-bit divider (Q) and multiplied by an 11-bit divider in the PLL feedback loop (P). The output of PLL1 is sent to two locations: the cross point switch and the PECL output (CY22394). The output of PLL1 is also sent to a /2, /3, or /4 synchronous post-divider that is output through CLKE. The frequency of PLL1 can be changed using serial programming or by external CMOS inputs, S0, S1, and S2. See the following section on General Purpose Inputs for more detail.

PLL2 generates a frequency that is equal to the reference divided by an 8-bit divider (Q) and multiplied by an 11-bit divider in the PLL feedback loop (P). The output of PLL2 is sent to the cross point switch. The frequency of PLL2 is changed using serial programming.

PLL3 generates a frequency that is equal to the reference divided by an 8-bit divider (Q) and multiplied by an 11-bit divider in the PLL feedback loop (P). The output of PLL3 is sent to the cross point switch. The frequency of PLL3 is changed using serial programming.

#### **General Purpose Inputs**

S2 is a general purpose input that is programmed to allow for two different frequency settings. Options that switches with this general purpose input are as follows: the frequency of PLL1, the output divider of CLKB, and the output divider of CLKA.

The two frequency settings are contained within an eight-row frequency table. The values of SCLK (S1) and SDAT (S0) pins are latched during start up and used as the other two indexes into this array.

CLKA and CLKB have seven-bit dividers that point to one of the two programmable settings (register 0 and register 1). Both clocks share a single register control and both must be set to register 0, or both must be set to register 1.

For example, the part may be programmed to use S0, S1, and S2 (0,0,0 to 1,1,1) to control eight different values of P and Q on PLL1. For each PLL1 P and Q setting, one of the two CLKA and CLKB divider registers can be chosen. Any divider change as a result of switching S2 is guaranteed to be glitch free.

#### **Crystal Input**

The input crystal oscillator is an important feature of this family of parts because of its flexibility and performance features.

The oscillator inverter has programmable drive strength. This allows for maximum compatibility with crystals from various manufacturers. Parallel resonant, fundamental mode crystals should be used.

The input load capacitors are placed on-die to reduce external component cost. These capacitors are true parallel-plate capacitors for ultra-linear performance. These were chosen to reduce the frequency shift that occurs when nonlinear load capacitance interacts with load, bias, supply, and temperature changes. Nonlinear (FET gate) crystal load capacitors must not be used for MPEG, communications, or other applications that are sensitive to absolute frequency requirements.

The value of the load capacitors is determined by six bits in a programmable register. The load capacitance can be set with a resolution of 0.375 pF for a total crystal load range of 6 pF to 30 pF. Typical crystals have a  $C_L$  specification in the range of 12 pF to 18 pF.

For driven clock inputs, the input load capacitors can be completely bypassed. This allows the clock chip to accept driven frequency inputs up to 166 MHz. If the application requires a driven input, leave XTALOUT floating.

#### **Crystal Drive Level and Power**

Crystals are specified to accept a maximum drive level. Generally, larger crystals can accept more power. For a given voltage swing, power dissipation in the crystal is proportional to ESR and proportional to the square of the crystal frequency. (Note that actual ESR is sometimes much less than the value specified by the crystal manufacturer.) Power is also almost proportional to the square of  $C_L$ .

Power can be reduced to less than the DL specification in the table below by selecting a reduced frequency crystal with low  $C_L$  and low  $R_1$  (ESR).

#### **Digital VCXO**

The serial programming interface is used to dynamically change the capacitor load value on the crystal. A change in crystal load capacitance corresponds with a change in the reference frequency.

For special pullable crystals specified by Cypress, the capacitance pull range is +150 ppm to -150 ppm from midrange.

Be aware that adjusting the frequency of the reference affects all frequencies on all PLLs in a similar manner since all frequencies are derived from the single reference.

#### **Output Configuration**

Under normal operation there are four internal frequency sources that are routed through a programmable cross point switch to any of the four programmable 7-bit output dividers. The four sources are: reference, PLL1, PLL2, and PLL3. The following is a description of each output.

CLKA's output originates from the cross point switch and goes through a programmable 7-bit post divider. The 7-bit post divider derives its value from one of the two programmable registers. See the section on General Purpose Inputs for more information.

CLKB's output originates from the cross point switch and goes through a programmable 7-bit post divider. The 7-bit post divider derives its value from one of the two programmable registers. See the section on General Purpose Inputs for more information.

CLKC's output originates from the cross point switch and goes through a programmable 7-bit post divider. The 7-bit post divider derives its value from one programmable register.

CLKD's output originates from the cross point switch and goes through a programmable 7-bit post divider. The 7-bit post divider derives its value from one programmable register. For the CY22394, CLKD is brought out as the complimentary version of a LV PECL Clock referenced to CLKE, bypassing both the cross point switch and 7-bit post divider.

CLKE's output originates from PLL1 and goes through a post divider that may be programmed to /2, /3, or /4. For the CY22394,

Document Number: 38-07186 Rev. \*N Page 6 of 26



CLKE is brought out as a low voltage PECL Clock, bypassing the post divider.

XBUF is the buffered reference.

The Clock outputs have been designed to drive a single point load with a total lumped load capacitance of 15 pF. While driving multiple loads is possible with the proper termination it is generally not recommended.

## **Power-Saving Features**

The SHUTDOWN/OE input tristates the outputs when pulled LOW. If system shutdown is enabled, a LOW on this pin also shuts off the PLLs, counters, reference oscillator, and all other active components. The resulting current on the  $\rm V_{DD}$  pins is less than 5 mA (typical). Relock the PLLs after leaving shutdown mode.

The S2/SUSPEND input is configured to shut down a customizable set of outputs and/or PLLs, when LOW. All PLLs and any of the outputs are shut off in nearly any combination. The only limitation is that if a PLL is shut off, all outputs derived from it must also be shut off. Suspending a PLL shuts off all associated logic, while suspending an output simply forces a tristate condition.

With the serial interface, each PLL and/or output is individually disabled. This provides total control over the power savings.

#### Improving Jitter

Jitter Optimization Control is useful for mitigating problems related to similar clocks switching at the same moment, causing excess jitter. If one PLL is driving more than one output, the negative phase of the PLL can be selected for one of the outputs (CLKA–CLKD). This prevents the output edges from aligning, allowing superior jitter performance.

#### **Power Supply Sequencing**

For parts with multiple  $V_{DD}$  pins, there are no power supply sequencing requirements. The part is not fully operational until all  $V_{DD}$  pins have been brought up to the voltages specified in the Operating Conditions Table on page 15.

All grounds must be connected to the same ground plane.

## CyClocksRT Software

CyClocksRT is our second generation software application that allows users to configure this family of devices. The easy-to-use interface offers complete control of the many features of this family including, but not limited to, input frequency, PLL and output frequencies, and different functional options. It checks data sheet frequency range limitations and automatically applies performance tuning. CyClocksRT also has a power estimation feature that allows the user to see the power consumption of a specific configuration. You can download a free copy of CyberClocks that includes CyClocksRT for free on Cypress's web site at www.cypress.com.

CyClocksRT is used to generate P, Q, and divider values used in serial programming. There are many internal frequency rules that are not documented in this data sheet, but are required for proper operation of the device. Check these rules by using the latest version of CyClocksRT.

#### **Junction Temperature Limitations**

It is possible to program this family such that the maximum Junction Temperature rating is exceeded. The package  $\theta_{JA}$  is 115 °C/W. Use the CyClocksRT power estimation feature to verify that the programmed configuration meets the Junction Temperature and Package Power Dissipation maximum ratings.

#### **Dynamic Updates**

The output divider registers are not synchronized with the output clocks. Changing the divider value of an active output is likely cause a glitch on that output.

PLL P and Q data is spread between three bytes. Each byte becomes active on the acknowledge for that byte, so changing P and Q data for an active PLL is likely cause the PLL to try to lock on an out-of-bounds condition. For this reason, turn off the PLL being programmed during the update. Do this by setting the PLL\* En bit LOW.

PLL1, CLKA, and CLKB each have multiple registers supplying data. To program these resources safely, always program an inactive register, and then transition to that register. This allows these resources to stay active during programming.

The serial interface is active even with the  $\overline{SHUTDOWN}/OE$  pin LOW as the serial interface logic uses static components and is completely self timed. The part does not meet the  $I_{DDS}$  current limit with transitioning inputs.

Document Number: 38-07186 Rev. \*N Page 7 of 26



## **Memory Bitmap Definitions**

#### Clk{A-D}\_Div[6:0]

Each of the four main output clocks (CLKA–CLKD) features a 7-bit linear output divider. Any divider setting between 1 and 127 may be used by programming the value of the desired divider into this register. Odd divide values are automatically duty cycle corrected. Setting a divide value of zero powers down the divider and forces the output to a tristate condition.

CLKA and CLKB have two divider registers, selected by the DivSel bit (which in turn is selected by S2, S1, and S0). This allows the output divider value to change dynamically. For the CY22394 device, ClkD Div = 000001.

#### CIkE\_Div[1:0]

CLKE has a simpler divider (see Table 1). For the CY22394, set ClkE Div = 01.

Table 1. ClkE Divider

ClkE_Div[1:0]	CIkE Output
00	Off
01	PLL1 0° Phase/4
10	PLL1 0° Phase/2
11	PLL1 0° Phase/3

## Clk\*\_FS[2:0]

Each of the four main output clocks (CLKA–CLKD) has a three-bit code that determines the clock sources for the output divider. The available clock sources are: Reference, PLL1, PLL2, and PLL3. Each PLL provides both positive and negative phased outputs, for a total of seven clock sources (see Table 2). Note that the phase is a relative measure of the PLL output phases. No absolute phase relation exists at the outputs.

Table 2. Clock Source

Clk*_FS[2:0]	Clock Source
000	Reference Clock
001	Reserved
010	PLL1 0° Phase
011	PLL1 180° Phase
100	PLL2 0° Phase
101	PLL2 180° Phase
110	PLL3 0° Phase
111	PLL3 180° Phase

#### Xbuf OE

This bit enables the XBUF output when HIGH. For the CY22395, Xbuf OE = 0.

#### **PdnEn**

This bit selects the function of the SHUTDOWN/OE pin. When this bit is HIGH, the pin is an active LOW shutdown control. When this bit is LOW, this pin is an active HIGH output enable control.

#### Clk\* ACAdj[1:0]

These bits modify the output predrivers, changing the duty cycle through the pads. These are nominally set to 01, with a higher value shifting the duty cycle higher. The performance of the nominal setting is guaranteed.

#### Clk\*\_DCAdj[1:0]

These bits modify the DC drive of the outputs. The performance of the nominal setting is guaranteed.

**Table 3. Output Drive Strength** 

Clk*_DCAdj[1:0]	Output Drive Strength
00	–30% of nominal
01	Nominal
10	+15% of nominal
11	+50% of nominal

These are the 8-bit Q value and 11-bit P values that determine the PLL frequency. The formula is:

$$\begin{aligned} F_{PLL} &= F_{REF} \times \left(\frac{P_T}{Q_T}\right) \\ P_T &= (2 \times (P+3)) + PO \\ Q_T &= Q+2 \end{aligned}$$
 Equation 1

Document Number: 38-07186 Rev. \*N Page 8 of 26



### PLL\*\_LF[2:0]

These bits adjust the loop filter to optimize the stability of the PLL. Table 4 can be used to guarantee stability. However, CyClocksRT uses a more complicated algorithm to set the loop filter for enhanced jitter performance. Use the Print Preview function in CyClocksRT to determine the charge pump settings for optimal jitter performance.

Table 4. Loop Filter Settings

PLL*_LF[2:0]	P <sub>T</sub> Min	P <sub>T</sub> Max
000	16	231
001	232	626
010	627	834
011	835	1043
100	1044	1600

## PLL\*\_En

This bit enables the PLL when HIGH. If PLL2 or PLL3 are not enabled, then any output selecting the disabled PLL must have a divider setting of zero (off). Since the PLL1\_En bit is dynamic, internal logic automatically turns off dependent outputs when PLL1\_En goes LOW.

#### DivSel

This bit controls which register is used for the CLKA and CLKB dividers.

#### OscCap[5:0]

This controls the internal capacitive load of the oscillator. The approximate effective crystal load capacitance is:

$$C_{LOAD} = 6pF + (OscCap \times 0.375pF)$$
 Equation 2

Set to zero for external reference clock.

### OscDrv[1:0]

These bits control the crystal oscillator gain setting. These must always be set according to Table 5. The parameters are the Crystal Frequency, Internal Crystal Parasitic Resistance (equivalent series resistance), and the OscCap setting during crystal start up, which occurs when power is applied, or after shutdown is released. If in doubt, use the next higher setting.

Table 5. Crystal Oscillator Gain Settings

OscCap	00H-20H		20H-	-30H	30H-40H		
Crystal Freq\R	<b>30</b> Ω	<b>60</b> Ω	<b>30</b> Ω	<b>60</b> Ω	<b>30</b> Ω	<b>60</b> Ω	
8–15 MHz	00	01	01	10	01	10	
15–20 MHz	01	10	01	10	10	10	
20–25 MHz	01	10	10	10	10	11	
25-30 MHz	10	10	10	11	11	NA	

For external reference, the use Table 6.

Table 6. Osc Drv for External Reference

External Freq (MHz)	1–25	25–50	50-90	90–166
OscDrv[1:0]	00	01	10	11

#### Reserved

These bits must be programmed LOW for proper operation of the device.

Document Number: 38-07186 Rev. \*N Page 9 of 26



# Serial Programming Bitmaps — Summary Tables

Addr	DivSel	b7	b6	b5	b4	b3	b2	b1	b0	
08H	0	ClkA_FS[0]		ClkA_Div[6:0]						
09H	1	ClkA_FS[0]		ClkA_Div[6:0]						
0AH	0	ClkB_FS[0]				ClkB_Div[6:0]				
0BH	1	ClkB_FS[0]				ClkB_Div[6:0]				
0CH	_	ClkC_FS[0]				ClkC_Div[6:0]				
0DH	_	ClkD_FS[0]		ClkD_Div[6:0]						
0EH	_	ClkD_F	S[2:1]	S[2:1] CIKC_FS[2:1] CIKB_FS[2:1] CIKA_FS[2:1]					S[2:1]	
0FH	_	Clk{C,X}_A	\CAdj[1:0]	CAdj[1:0] Clk{A,B,D,E}_ACAdj[1:0] PdnEn Xbuf_OE ClkE_Div[1:0]					Div[1:0]	
10H	_	ClkX_D	CAdj[1]	Clk{D,E}_	DCAdj[1]	ClkC_D	CAdj[1]	Clk{A,B}_	DCAdj[1]	
11H	_				PLL2_	Q[7:0]				
12H	_				PLL2_	P[7:0]				
13H	_	Reserved	PLL2_En		PLL2_LF[2:0]		PLL2_PO	PLL2_	P[9:8]	
14H	_		PLL3_Q[7:0]							
15H	_		PLL3_P[7:0]							
16H	_	Reserved	PLL3_En PLL3_LF[2:0] PLL3_PO				PLL3_	P[9:8]		
17H	_		Osc_Cap[5:0]							

Addr	S2 (1, 0)	b7	b6	b5	b4	b3	b2	b1	b0	
40H	000	PLL1_Q[7:0]								
41H			PLL1_P[7:0]							
42H		DivSel	PLL1_En		PLL1_LF[2:0]		PLL1_PO	PLL1_	P[9:8]	
43H	001				PLL1_0	Q[7:0]				
44H					PLL1_	P[7:0]				
45H		DivSel	PLL1_En		PLL1_LF[2:0]		PLL1_PO	PLL1_	P[9:8]	
46H	010				PLL1_0					
47H					PLL1_	P[7:0]				
48H		DivSel	PLL1_En		PLL1_LF[2:0]		PLL1_PO	PLL1_	P[9:8]	
49H	011				PLL1_0	Q[7:0]				
4AH				PLL1_P[7:0]						
4BH		DivSel	PLL1_En		PLL1_LF[2:0]		PLL1_PO	PLL1_	P[9:8]	
4CH	100				PLL1_0					
4DH					PLL1_	P[7:0]				
4EH		DivSel	PLL1_En		PLL1_LF[2:0]		PLL1_PO	PLL1_	P[9:8]	
4FH	101				PLL1_0					
50H					PLL1_					
51H		DivSel	PLL1_En		PLL1_LF[2:0]		PLL1_PO	PLL1_	P[9:8]	
52H	110				PLL1_0					
53H				PLL1_P[7:0]						
54H		DivSel	PLL1_En	PLL1_LF[2:0] PLL1_PO PLL1_P[9:8]				P[9:8]		
55H	111				PLL1_0					
56H					PLL1_	P[7:0]				
57H		DivSel	PLL1_En		PLL1_LF[2:0]		PLL1_PO	PLL1_	P[9:8]	


Document Number: 38-07186 Rev. \*N Page 10 of 26



## Serial Bus Programming Protocol and Timing

The CY22393, CY22394 and CY22395 have a 2-wire serial interface for in-system programming. They use the SDAT and SCLK pins, and operate up to 400 kbit/s in Read or Write mode. Except for the data hold time, it is compliant with the I<sup>2</sup>C bus standard. The basic Write serial format is as follows:

Start Bit; 7-bit Device Address (DA); R/W Bit; Slave Clock Acknowledge (ACK); 8-bit Memory Address (MA); ACK; 8-bit Data; ACK; 8-bit Data in MA+1 if desired; ACK; 8-bit Data in MA+2; ACK; etc. until STOP Bit. The basic serial format is illustrated in Figure 2.



#### Default Startup Condition for the CY22393/931/94/95

The default (programmed) condition of each device is generally set by the distributor, who programs the device using a customer specified JEDEC file produced by CyClocksRT, Cypress's proprietary development software. Parts shipped by the factory are blank and unprogrammed. In this condition, all bits are set to 0, all outputs are tristated, and the crystal oscillator circuit is active.

While users can develop their own subroutine to program any or all of the individual registers as described in the following pages, it may be easier to simply use CyClocksRT to produce the required register setting file.

#### **Device Address**

The device address is a 7-bit value that is configured during Field Programming. By programming different device addresses, two or more parts are connected to the serial interface and can be independently controlled. The device address is combined with a read/write bit as the LSB and is sent after each start bit.

The default serial interface address is 69H, but must there be a conflict with any other devices in your system, this can also be changed using CyClocksRT.


Document Number: 38-07186 Rev. \*N Page 11 of 26



#### **Data Valid**

Data is valid when the clock is HIGH, and can only be transitioned when the clock is LOW as illustrated in Figure 3.

Figure 3. Data Valid and Data Transition Periods



#### **Data Frame**


Every new data frame is indicated by a start and stop sequence, as illustrated in Figure 4.

Start Sequence - Start Frame is indicated by SDAT going LOW when SCLK is HIGH. Every time a start signal is given, the next 8-bit data must be the device address (seven bits) and a R/W bit,

followed by register address (eight bits) and register data (eight bits).

Stop Sequence - Stop Frame is indicated by SDAT going HIGH when SCLK is HIGH. A Stop Frame frees the bus for writing to another part on the same bus or writing to another random register address.

Figure 4. Start and Stop Frame




#### **Acknowledge Pulse**

During Write Mode the CY22393, CY22394, and CY22395 respond with an Acknowledge pulse after every eight bits. To do this, they pull the SDAT line LOW during the N × 9<sup>th</sup> clock cycle,

as illustrated in Figure 5. (N = the number of bytes transmitted). During Read Mode, the master generates the acknowledge pulse after the data packet is read.

Figure 5. Frame Format (Device Address, R/W, Register Address, Register Data)



Document Number: 38-07186 Rev. \*N Page 12 of 26



## **Write Operations**

#### **Writing Individual Bytes**

A valid write operation must have a full 8-bit register address after the device address word from the master, which is followed by an acknowledge bit from the slave (ack = 0/LOW). The next eight bits must contain the data word intended for storage. After the data word is received, the slave responds with another acknowledge bit (ack = 0/LOW), and the master must end the write sequence with a STOP condition.

#### Writing Multiple Bytes

To write multiple bytes at a time, the master must not end the write sequence with a STOP condition. Instead, the master sends multiple contiguous bytes of data to be stored. After each byte, the slave responds with an acknowledge bit, the same as after the first byte, and accepts data until the STOP condition responds to the acknowledge bit. When receiving multiple bytes, the CY22393, CY223931, CY22394, and CY22395 internally increment the register address.

## **Read Operations**

Read operations are initiated the same way as Write operations except that the R/W bit of the slave address is set to '1' (HIGH). There are three basic read operations: current address read, random read, and sequential read.

#### **Current Address Read**

The CY22393, CY22394 and CY22395 have an onboard address counter that retains "1" more than the address of the last word access. If the last word written or read was word 'n', then a current address read operation returns the value stored in location 'n+1'. When the CY22393, CY22394 and CY22395 receive the slave address with the R/W bit set to a '1', they issue an acknowledge and transmit the 8-bit word. The master device

does not acknowledge the transfer, but generates a STOP condition, which causes the CY22393, CY22394 and CY22395 to stop transmission.

#### Random Read

Through random read operations, the master may access any memory location. To perform this type of read operation, first set the word address. Do this by sending the address to the CY22393, CY22394 and CY22395 as part of a write operation. After the word address is sent, the master generates a START condition following the acknowledge. This terminates the write operation before any data is stored in the address, but not before setting the internal address pointer. Next, the master reissues the control byte with the R/W byte set to '1'. The CY22393, CY22394 and CY22395 then issue an acknowledge and transmit the 8-bit word. The master device does not acknowledge the transfer, but generates a STOP condition which causes the CY22393, CY22394 and CY22395 to stop transmission.

#### **Sequential Read**

Sequential read operations follow the same process as random reads except that the master issues an acknowledge instead of a STOP condition after transmitting the first 8-bit data word. This action increments the internal address pointer, and subsequently outputs the next 8-bit data word. By continuing to issue acknowledges instead of STOP conditions, the master serially reads the entire contents of the slave device memory. Note that register addresses outside of 08H to 1BH and 40H to 57H can be read from but are not real registers and do not contain configuration information. When the internal address pointer points to the FFH register, after the next increment, the pointer points to the 00H register.

Document Number: 38-07186 Rev. \*N Page 13 of 26



# **Serial Programming Interface Timing**

SDAT

t<sub>t</sub> t<sub>LOW</sub> t<sub>t</sub> t<sub>SU,STA</sub>

SCLK

Sr

P
S

Figure 6. Definition for Timing on the Serial BUS

# **Serial Programming Interface Timing Specifications**

Parameter	Description	Min	Max	Unit
f <sub>SCLK</sub>	Frequency of SCLK	_	400	kHz
t <sub>HD:STA</sub>	Hold time START condition	0.6	_	μS
$t_{LOW}$	Low period of the SCLK clock	1.3	_	μS
t <sub>HIGH</sub>	High period of the SCLK clock	0.6	_	μS
t <sub>SU:STA</sub>	Setup time for a repeated START condition	0.6	_	μS
t <sub>HD:DAT</sub>	Data hold time	100	_	ns
t <sub>SU:DAT</sub>	Data setup time	100	_	ns
$t_R$	Rise time	-	300	ns
t <sub>F</sub>	Fall time	_	300	ns
t <sub>SU:STO</sub>	Setup time for STOP condition	0.6	-	μS
t <sub>BUF</sub>	Bus-free time between STOP and START conditions	1.3	_	μS

Document Number: 38-07186 Rev. \*N Page 14 of 26



### **Absolute Maximum Conditions**

Supply voltage	–0.5 V to +7.0 V
DC input voltage	0.5 V to + (AV <sub>DD</sub> + 0.5 V)
Storage temperature	65 °C to +125 °C
Junction temperature	125 °C
Data retention at Tj = 125 °C	> 10 years
Maximum programming cycles	100

Package power dissipati	on350 mW
Static discharge voltage	
(per MIL-STD-883, Meth	od 3015) ≥ 2000 V
Latch up (per JEDEC 17	) ≥ ±200 mA

Stresses exceeding absolute maximum conditions may cause permanent damage to the device. These conditions are stress ratings only. Functional operation of the device at these or any other conditions beyond those indicated in the operation sections of this data sheet is not implied. Extended exposure to Absolute Maximum Conditions may affect reliability.

## **Operating Conditions**

Parameter	Description	Part Numbers	Min	Тур	Max	Unit
$V_{DD}/AV_{DD}/LV_{DD}$	Supply voltage	All	3.135	3.3	3.465	V
LV <sub>DD</sub>	2.5 V output supply voltage	CY22395	2.375	2.5	2.625	V
T <sub>A</sub>	Commercial operating temperature, Ambient	All	0	-	+70	°C
	Industrial operating temperature, Ambient	All	-40	_	+85	°C
C <sub>LOAD_OUT</sub>	Maximum load capacitance	All	_	_	15	pF
f <sub>REF</sub>	External reference crystal	All	8	_	30	MHz
	External reference clock, <sup>[2]</sup> Commercial	All	1	-	166	MHz
	External reference clock, <sup>[2]</sup> Industrial	All	1	-	150	MHz

## **Recommended Crystal Specifications**

Parameter	Description	Conditions	Min	Тур	Max	Unit
F <sub>NOM</sub>	Nominal crystal frequency	Parallel resonance, fundamental mode	8	_	30	MHz
C <sub>LNOM</sub>	Nominal load capacitance	-	8	_	20	pF
R <sub>1</sub>	Equivalent series resistance (ESR)	Fundamental mode	_	_	50	Ω
DL	Crystal drive level	No external series resistor assumed	_	0.5	2	mW

#### Note

Document Number: 38-07186 Rev. \*N Page 15 of 26

External input reference clock must have a duty cycle between 40% and 60%, measured at V<sub>DD</sub>/2.



## 3.3 V Electrical Characteristics

Parameter	Description	Conditions <sup>[3]</sup>	Min	Тур	Max	Unit
I <sub>OH</sub>	Output high current <sup>[4]</sup>	$V_{OH} = (L)V_{DD} - 0.5, (L)V_{DD} = 3.3 \text{ V}$	12	24	_	mA
I <sub>OL</sub>	Output low current <sup>[4]</sup>	V <sub>OL</sub> = 0.5, (L)V <sub>DD</sub> = 3.3 V	12	24	_	mA
C <sub>XTAL_MIN</sub>	Crystal load capacitance <sup>[4]</sup>	Capload at minimum setting	_	6	_	pF
C <sub>XTAL_MAX</sub>	Crystal load capacitance <sup>[5]</sup>	Capload at maximum setting	_	30	_	pF
C <sub>IN</sub>	Input pin capacitance <sup>[4]</sup>	Except crystal pins	_	7	_	pF
V <sub>IH</sub>	High-level input voltage	CMOS levels,% of AV <sub>DD</sub>	70%	_	_	$AV_{DD}$
V <sub>IL</sub>	Low-level input voltage	CMOS levels,% of AV <sub>DD</sub>	_	_	30%	$AV_{DD}$
I <sub>IH</sub>	Input high current	$V_{IN} = AV_{DD} - 0.3 V$	_	<1	10	μΑ
I <sub>IL</sub>	Input low current	V <sub>IN</sub> = +0.3 V	_	<1	10	μΑ
I <sub>OZ</sub>	Output leakage current	Three-state outputs	_		10	μΑ
I <sub>DD</sub>	Total power supply current	3.3-V power supply; 2 outputs at 20 MHz; 4 outputs at 40 MHz	-	50	-	mA
		3.3-V power supply; 2 outputs at 166 MHz; 4 outputs at 83 MHz	-	100	-	mA
I <sub>DDS</sub>	Total power supply current in shutdown mode	Shutdown active	_	5	20	μА

## 2.5 V Electrical Characteristics

(CY22395 only)[6]

Parameter	Description	Conditions	Min	Тур	Max	Unit
I <sub>OH_2.5</sub>	Output high current <sup>[4]</sup>	$V_{OH} = LV_{DD} - 0.5$ , $LV_{DD} = 2.5 V$	8	16	_	mA
I <sub>OL_2.5</sub>	Output low current <sup>[4]</sup>	$V_{OL} = 0.5, LV_{DD} = 2.5 V$	8	16	ı	mA

### **Thermal Resistance**

Parameter [7]	Description	Test Conditions	16-pin TSSOP	Unit
JA	0	Test conditions follow standard test methods and procedures for measuring thermal impedance, in		°C/W
30	Thermal resistance (junction to case)	accordance with EIA/JESD51.	14	°C/W

#### Notes

- Unless otherwise noted, Electrical and Switching Characteristics are guaranteed across these operating conditions.
   Guaranteed by design, not 100% tested.
   External input reference clock must have a duty cycle between 40% and 60%, measured at V<sub>DD</sub>/2.
   V<sub>DDL</sub> is only specified and characterized at 3.3 V ± 5% and 2.5 V ± 5%. V<sub>DDL</sub> may be powered at any value between 3.465 and 2.375.
   These parameters are guaranteed by design and are not tested.

Document Number: 38-07186 Rev. \*N Page 16 of 26



## 3.3 V Switching Characteristics

Parameter	Description	Conditions	Min	Тур	Max	Unit
1/t <sub>1</sub>	Output frequency <sup>[8, 9]</sup>	Clock output limit, CMOS, Commercial	-	_	200	MHz
		Clock output limit, CMOS, Industrial	_	_	166	MHz
		Clock output limit, PECL, Commercial (CY22394 only)	100	_	400	MHz
		Clock output limit, PECL, Industrial (CY22394 only)	125	_	375	MHz
t <sub>2</sub>	Output duty cycle <sup>[8, 10]</sup>	Duty cycle for outputs, defined as t <sub>2</sub> ÷ t <sub>1</sub> , Fout < 100 MHz, divider >= 2, measured at V <sub>DD</sub> /2	45%	50%	55%	
		Duty cycle for outputs, defined as $t_2 \div t_1$ , Fout > 100 MHz or divider = 1, measured at $V_{DD}/2$	40%	50%	60%	
t <sub>3</sub>	Rising edge slew rate <sup>[8]</sup>	Output clock rise time, 20% to 80% of V <sub>DD</sub>	0.75	1.4	_	V/ns
t <sub>4</sub>	Falling edge slew rate <sup>[8]</sup>	Output clock fall time, 20% to 80% of V <sub>DD</sub>	0.75	1.4	_	V/ns
t <sub>5</sub>	Output three-state timing <sup>[8]</sup>	Time for output to enter or leave three-state mode after SHUTDOWN/OE switches	-	150	300	ns
t <sub>6</sub>	Clock jitter <sup>[8, 11]</sup>	Peak-to-peak period jitter, CLK outputs measured at V <sub>DD</sub> /2	_	400	-	ps
v <sub>7</sub>	P+/P– crossing point <sup>[8]</sup>	Crossing point referenced to Vdd/2, balanced resistor network (CY22394 only)	-0.2	0	0.2	V
t <sub>8</sub>	P+/P- jitter <sup>[8, 11]</sup>	Peak-to-peak period jitter, P+/P– outputs measured at crossing point (CY22394 only)	-	200	_	ps
t <sub>9</sub>	Lock time <sup>[8]</sup>	PLL Lock Time from Power up	_	1.0	3	ms

# 2.5 V Switching Characteristics

(CY22395 only)[12]

Parameter	Description	Conditions	Min	Тур	Max	Unit
1/t <sub>1_2.5</sub>	Output frequency <sup>[8, 9]</sup>	Clock output limit, LVCMOS	_	_	133	MHz
t <sub>2_2.5</sub>	Output duty cycle <sup>[8, 10]</sup>	Duty cycle for outputs, defined as t <sub>2</sub> ÷ t <sub>1</sub> measured at LV <sub>DD</sub> /2	40%	50%	60%	
t <sub>3_2.5</sub>	Rising edge slew rate <sup>[8]</sup>	Output clock rise time, 20% to 80% of LV <sub>DD</sub>	0.5	1.0	_	V/ns
t <sub>4_2.5</sub>	Falling edge slew rate <sup>[8]</sup>	Output clock fall time, 20% to 80% of LV <sub>DD</sub>	0.5	1.0	_	V/ns

#### Notes

- 8. Guaranteed by design, not 100% tested.
  9. Guaranteed to meet 20%–80% output thresholds, duty cycle, and crossing point specifications.
  10. Reference Output duty cycle depends on XTALIN duty cycle.
  11. Jitter varies significantly with configuration. Reference Output jitter depends on XTALIN jitter and edge rate.
  12. V<sub>DDL</sub> is only specified and characterized at 3.3 V ± 5% and 2.5 V ± 5%. V<sub>DDL</sub> may be powered at any value between 3.465 and 2.375.

Document Number: 38-07186 Rev. \*N Page 17 of 26



## **Switching Waveforms**

Figure 7. All Outputs, Duty Cycle and Rise and Fall Time




Figure 8. Output Tristate Timing




Figure 9. CLK Output Jitter




Figure 10. P+/P- Crossing Point and Jitter






Figure 11. CPU Frequency Change



Document Number: 38-07186 Rev. \*N Page 18 of 26



## **Test Circuit**





## **Ordering Information**

Ordering Code	Package Type	Product Flow
Pb-free		
CY22393FXC	16-pin TSSOP	Commercial, 0 °C to 70 °C
CY22393FXCT	16-pin TSSOP - Tape and Reel	Commercial, 0 °C to 70 °C
CY22393FXI	16-pin TSSOP	Industrial, –40 °C to 85 °C
CY22393FXIT	16-pin TSSOP - Tape and Reel	Industrial, –40 °C to 85 °C
CY223931FXI	16-pin TSSOP with NiPdAu lead finish	Industrial, –40 °C to 85 °C
CY22394FXC	16-pin TSSOP	Commercial, 0 °C to 70 °C
CY22394FXCT	16-pin TSSOP - Tape and Reel	Commercial, 0 °C to 70 °C
CY22394FXI	16-pin TSSOP	Industrial, –40 °C to 85 °C
CY22394FXIT	16-pin TSSOP - Tape and Reel	Industrial, –40 °C to 85 °C
CY22395FXC	16-pin TSSOP	Commercial, 0 °C to 70 °C
CY22395FXCT	16-pin TSSOP - Tape and Reel	Commercial, 0 °C to 70 °C
CY22395FXI	16-pin TSSOP	Industrial, –40 °C to 85 °C
CY22395FXIT	16-pin TSSOP - Tape and Reel	Industrial, –40 °C to 85 °C

### **Possible Configurations**


Some product offerings are factory programmed customer specific devices with customized part numbers. The Possible Configurations table shows the available device types, but not complete part numbers. Contact your local Cypress FAE or sales representative for more information.

Ordering Code	Package Type	Product Flow
Pb-free	<u> </u>	
CY22393ZXC-xxx	16-pin TSSOP	Commercial, 0 °C to 70 °C
CY22393ZXC-xxxT	16-pin TSSOP - Tape and Reel	Commercial, 0 °C to 70 °C
CY22393ZXI-xxx	16-pin TSSOP	Industrial, –40 °C to 85 °C
CY22393ZXI-xxxT	16-pin TSSOP - Tape and Reel	Industrial, –40 °C to 85 °C
CY22394ZXC-xxx	16-pin TSSOP	Commercial, 0 °C to 70 °C
CY22394ZXC-xxxT	16-pin TSSOP - Tape and Reel	Commercial, 0 °C to 70 °C
CY22394ZXI-xxx	16-pin TSSOP	Industrial, –40 °C to 85 °C
CY22394ZXI-xxxT	16-pin TSSOP - Tape and Reel	Industrial, –40 °C to 85 °C
CY22395ZXC-xxx	16-pin TSSOP	Commercial, 0 °C to 70 °C
CY22395ZXC-xxxT	16-pin TSSOP - Tape and Reel	Commercial, 0 °C to 70 °C
CY22395ZXI-xxx	16-pin TSSOP	Industrial, –40 °C to 85 °C
CY22395ZXI-xxxT	16-pin TSSOP - Tape and Reel	Industrial, –40 °C to 85 °C

Document Number: 38-07186 Rev. \*N Page 20 of 26



### **Ordering Code Definitions**




Document Number: 38-07186 Rev. \*N Page 21 of 26



## **Package Diagram**

Figure 13. 16-Pin TSSOP (4.40 mm Body) Package Outline, 51-85091





DIMENSIONS IN MMCINCHES] MIN. MAX.

REFERENCE JEDEC MO-153

PACKAGE WEIGHT 0.05gms

PART #					
Z16.173	STANDARD PKG.				
ZZ16.173	LEAD FREE PKG.				





51-85091 \*E

Document Number: 38-07186 Rev. \*N Page 22 of 26



# **Acronyms**

Acronym	Description		
CMOS	complementary metal oxide semiconductor		
ESR	equivalent series resistance		
FAE	field application engineer		
FET	field effect transistor		
LVCMOS	low voltage complementary metal oxide semiconductor		
LVPECL	low voltage positive emitter coupled logic		
LVTTL	low voltage transistor-transistor logic		
MPEG	motion picture experts group		
OE	output enable		
PECL	positive emitter coupled logic		
PLL	phase-locked loop		
TSSOP	thin shrink small outline package		

## **Document Conventions**

## **Units of Measure**

Symbol	Unit of Measure		
°C	degree Celsius		
MHz	megahertz		
μΑ	microampere		
μF	microfarad		
mA	milliampere		
mm	millimeter		
ms	millisecond		
mW	milliwatt		
ns	nanosecond		
ppm	parts per million		
pF	picofarad		
ps	picosecond		
V	volt		

Document Number: 38-07186 Rev. \*N Page 23 of 26



# **Document History Page**

ocument Title: CY22393/CY223931/CY22394/CY22395, Three-PLL, Serial-Programmable, Flash-Programmable Clock enerator ocument Number: 38-07186					
Rev.	ECN	Orig. of Change	Submission Date	Description of Change	
**	111984	DSG	12/09/2001	Change from spec number 38-01144 to 38-07186.	
*A	129388	RGL	10/13/2003	Added "Serial Programming Interface (SPI) Protocol and Timing". Added Write Operations. Added Read Operations. Added Serial Programming Interface Timing. Added Serial Programming Interface Timing Specifications.	
*B	237755	RGL	06/25/2004	Updated Ordering Information: Updated part numbers. Updated Package Diagram: spec 51-85091 – Changed revision from ** to *A.	
*C	848580	RGL	03/15/2007	Updated Advanced Features: Updated description. Updated "Benefits": Updated description. Updated Pin Definitions: Updated details in "Description" column corresponding to SDAT (S0) and SCLK (S1) pins. Updated Serial Programming Interface (SPI) Protocol and Timing: Updated heading to read as "I <sup>2</sup> C Serial Programming Protocol and Timing Updated description. Updated to new template.	
*D	2584052	AESA / KVM	10/10/2008	Replaced "I <sup>2</sup> C" with "2-wire" in all instances across the document. Updated "Serial Bus Programming Protocol and Timing": Updated heading to read as "Serial Bus Programming Protocol and Timing Updated description.  Updated Serial Programming Interface Timing Specifications: Changed minimum value of t <sub>DH</sub> parameter corresponding to "Data hold (SCLK LOW to data transition)" from 0 ns to 100 ns.  Updated Ordering Information: Updated part numbers.  Replaced "Lead-Free" with "Pb-Free".  Added Note "Not recommended for new designs." and referred the same not in CY22393ZC-xxx, CY22393ZC-xxxT, CY22393FC, CY22393FCT, CY22394FC, CY22394FCT and CY22395FC.  Updated to new template.	
*E	2634202	KVM / AESA	01/09/2009	Updated Document Title to read as "CY22393/CY223931/CY22394/CY22395, Three-PLL Serial-Programmab Flash-Programmable Clock Generator".  Added CY223931 part related information in all instances across the document.  Updated Selection Guide:  Added CY22393_I, CY223931_I part numbers and their corresponding details.  Updated details in "Part Number" column (Changed the format).  Updated Pin Definitions:  Replaced SUSPEND with SUSPEND in "Name" column.  Updated Ordering Information:  Updated part numbers.  Completing Sunset Review.	
*F	2748211	TSAI	08/10/2009	Updated to new template. Post to external web.	

Document Number: 38-07186 Rev. \*N Page 24 of 26



#### **Document History Page** (continued)

Document Title: CY22393/CY223931/CY22394/CY22395, Three-PLL, Serial-Programmable, Flash-Programmable Clock Generator **Document Number: 38-07186** Submission Orig. of Rev. **ECN Description of Change** Change Date \*G 2897775 **KVM** 03/23/2010 **Updated Ordering Information:** Updated part numbers. Added Possible Configurations and moved xxx part numbers here. \*Н 3048452 BASH 10/05/2010 Removed "Benefits". **Updated Pinouts:** Updated Figure 1. Updated Functional Overview: Added Crystal Drive Level and Power. Added Recommended Crystal Specifications. **Updated Ordering Information:** No change in part numbers. Replaced "FTG Programmer" with "Programmer" in "Package Type" column corresponding to "CY3672-USB". Added Ordering Code Definitions. Updated Package Diagram: spec 51-85091 - Changed revision from \*B to \*C. Added Acronyms and Units of Measure. Updated to new template. \*1 **PURU** Updated Package Diagram: 3562729 03/27/2012 spec 51-85091 - Changed revision from \*C to \*D. Completing Sunset Review. \*.J 4576237 PURU 11/21/2014 **Updated Functional Description:** Added "For a complete list of related documentation, click here." at the end. Updated Serial Bus Programming Protocol and Timing: Updated Figure 2 (Updated last ACK in SDAT Read-Current Address Read and SDAT Read-Multiple Contiguous Registers to "NACK"). Updated Package Diagram: spec 51-85091 - Changed revision from \*D to \*E. \*K 4669878 XHT Updated Serial Bus Programming Protocol and Timing: 02/25/2015 Removed Figure 2 "Data Transfer Sequence on the Serial Bus". **Updated Serial Programming Interface Timing:** Added Figure 6. Updated Serial Programming Interface Timing Specifications: Updated details in "Parameter" and "Description" columns. Completing Sunset Review. \*| 5274688 **PSR** 05/17/2016 **Updated Functional Overview: Updated General Purpose Inputs:** Updated description. Added Thermal Resistance. Updated to new template. AFSATMP7 05/11/2017 \*M 5734090 Updated Cypress Logo and Copyright. \*N 6523585 XHT 03/27/2019 **Updated Ordering Information:** Updated part numbers.

Document Number: 38-07186 Rev. \*N Page 25 of 26

Updated to new template.



## Sales, Solutions, and Legal Information

#### **Worldwide Sales and Design Support**

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

cypress.com/touch

cypress.com/wireless

cypress.com/usb

#### **Products**

Touch Sensing

**USB Controllers** 

Wireless Connectivity

Arm® Cortex® Microcontrollers cypress.com/arm Automotive cypress.com/automotive Clocks & Buffers cypress.com/clocks Interface cypress.com/interface Internet of Things cypress.com/iot Memory cypress.com/memory Microcontrollers cypress.com/mcu **PSoC** cypress.com/psoc Power Management ICs cypress.com/pmic PSoC® Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6 MCU

#### **Cypress Developer Community**

Community | Projects | Video | Blogs | Training | Components

#### **Technical Support**

cypress.com/support

© Cypress Semiconductor Corporation, 2001–2019. This document is the property of Cypress Semiconductor Corporation and its subsidiaries ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. No computing device can be absolutely secure. Therefore, despite security measures implemented in Cypress hardware or software products, Cypress shall have no liability arising out of any security breach, such as unauthorized access to or use of a Cypress product. CYPRESS DOES NOT REPRESENT, WARRANT, OR GUARANTEE THAT CYPRESS PRODUCTS, OR SYSTEMS CREATED USING CYPRESS PRODUCTS, WILL BE FREE FROM CORRUPTION, ATTACK, VIRUSES, INTERFERENCE, HACKING, DATA LOSS OR THEFT, OR OTHER SECURITY INTRUSION (collectively, "Security Breach."). Cypress disclaims any liability relating to any Security Breach. In addition, the products described in these materials may contain design defects or errors known as errata which may cause the product to deviate from published specifications. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. "High-Risk Device" means any device or system whose failure could cause personal injury, death, or property damage. Examples of High-Risk Devices are weapons, nuclear installations, surgical implants, and other medical devices. "Critical Component" means any component of a High-Risk Device whose failure to perform can be reasonably expected to cause, directly or indirectly, the failure o

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

Document Number: 38-07186 Rev. \*N Revised March 27, 2019 Page 26 of 26