## BGS14MPA9

High Linearity, High Power SP4T RF Switch with MIPI 2.0

## Key Features

- 0.05 to 6.0 GHz coverage for FM Radio, LTE, LAA and 5G application
- Low Insertion Loss and high isolation up to 6 GHz
- High linearity with ultra low harmonic generation
- Up to 37 dBm operating RF input power
- No decoupling capacitors required if no DC applied on RF lines
- Integrated MIPI RFFE interface
- Software programmable MIPI RFFE USID
- Small form factor $1.1 \mathrm{~mm} \times 1.1 \mathrm{~mm}$
- Suitable for multi-mode LTE and WCDMA multi antenna applications
- No power supply blocking required

$1.1 \times 1.1 \mathrm{~mm}^{2}$
- 50-Ohm termination enabling at isolation mode


## Product Validation

Qualified for industrial applications according to the relevant tests of JEDEC47/20/22.

## Block diagram



High Linearity, High Power SP4T RF Switch with MIPI 2.0
Table of Contents
Table of Contents
Table of Contents1
1 Features ..... 2
2 Maximum Ratings ..... 3
3 Operation range ..... 4
4 RF Characteristics ..... 5
5 MIPI RFFE Specification ..... 9
6 Package related information ..... 13

## High Linearity, High Power SP4T RF Switch with MIPI 2.0

Features

## 1 Features

- Ultra low insertion loss 0.3 dB at 2.7 GHz and 1.0 dB at 6 GHz
- High TX Power Handling Capabilities with up to 37 dBm
- 0.05 to 6.0 GHz coverage for FM Radio, LTE, LAA and 5 G application
- Low harmonic generation

- High port-to-port-isolation
- On chip control logic including ESD protection
- Fully compatible with MIPI 2.0 RFFE standard operating in 1.65 to 1.95 V voltage range
- Software programmable MIPI RFFE USID
- Small form factor $1.1 \mathrm{~mm} \times 1.1 \mathrm{~mm}$
- No power supply blocking required
- No decoupling capacitors required (Unless DC applied on RF lines)
- 50-Ohm termination enabling at isolation mode
- High EMI robustness
- RoHS and WEEE compliant package



## Description

BGS14MPA9 is a Single Pole Four Throw (SP4T) high power switch in a very compact 9-pin package with very small size of only $1.1 \times 1.1 \mathrm{~mm}^{2}$ and a maximum thickness of 0.65 mm .
Its performance is optimized for $2 \mathrm{G} / 3 \mathrm{G} / 4 \mathrm{G}$ and 5 G cellular applications up to 6.0 GHz . With an ultra low insertion loss, high isolation, high linearity and high power handling, BGS14MPA9 is perfect for LTE 4G applications, such as Uplink-Carrier Aggregation, High Power User Equipment (HPUE Class 2) and 5 G sub 6 GHz .
Furthermore the BGS14MPA9 can be applied as 2G / 3G post PA RF-Switch and high-band antenna switch for LTE-U / LAA or LTE band 42 and 43.

| Product Name | Marking | Package |
| :--- | :--- | :--- |
| BGS14MPA9 | C1 | ATSLP-9-3 |

High Linearity, High Power SP4T RF Switch with MIPI 2.0

## Maximum Ratings

## 2 Maximum Ratings

Table 1: Maximum Ratings, Table I at $T_{A}=25^{\circ} \mathrm{C}$, unless otherwise specified

| Parameter | Symbol | Values |  |  | Unit | Note / Test Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |  |
| Frequency Range | $f$ | 0.05 | - | 6.0 | GHz | 1) |
| RFFE supply voltage ${ }^{2)}$ | $\mathrm{V}_{10}$ | -0.5 | - | 2.2 | V | - |
| Storage temperature range | $T_{\text {STG }}$ | -55 | - | 150 | ${ }^{\circ} \mathrm{C}$ | - |
| RF input power | $P_{\text {RF_max }}$ | - | - | 38 | dBm | At all TRx ports, CW / VSWR 1:1/ $50 \Omega$ |
|  |  | - | - | 25 | dBm | 50 Ohm Termination / CW |
| ESD capability, CDM ${ }^{3)}$ | $V_{\text {ESD }}$ com | -500 | - | +500 | V |  |
| ESD capability, HBM ${ }^{\text {4) }}$ | $V_{\text {ESD }}^{\text {HBM }}$ m | -1 | - | +1 | kV |  |
| ESD capability, system level ${ }^{5}$ | $\mathrm{V}_{\text {ESD_RF }}$ | -8 | - | +8 | kV | RF versus system GND, with 27 nH |
|  |  | -6 | - | +6 | kV | RF versus system GND, with 56 nH |
| Junction temperature | $T_{j}$ | - | - | 125 | ${ }^{\circ} \mathrm{C}$ | - |

${ }^{1)}$ Switch has a low-pass response. For higher frequencies, losses have to be considered for their impact on thermal heating. The DC voltage at RF ports $V_{R F D C}$ has to be 0 V .
${ }^{2)}$ Note: Consider potential ripple voltages on top of $V_{10}$. Including RF ripple, $V_{10}$ must not exceed the maximum ratings: $V_{10}=V_{D C}+V_{\text {Ripple }}$.
${ }^{3)}$ Field-Induced Charged-Device Model ANSI/ESDA/JEDEC JS-002. Simulates charging/discharging events that occur in production equipment and processes. Potential for CDM ESD events occurs whenever there is metal-to-metal contact in manufacturing.
4) Human Body Model ANSI/ESDA/JEDEC JS-001 ( $R=1,5 \mathrm{k} \Omega, C=100 \mathrm{pF}$ ).
${ }^{5}$ ) IEC 61000-4-2 ( $R=330 \Omega, C=150 \mathrm{pF}$ ), contact discharge.
Warning: Stresses above the max. values listed here may cause permanent damage to the device. Maximum ratings are absolute ratings; exceeding only one of these values may cause irreversible damage to the integrated circuit. Exposure to conditions at or below absolute maximum rating but above the specified maximum operation conditions may affect device reliability and life time. Functionality of the device might not be given under these conditions.

Table 2: Maximum Ratings, Table II at $T_{A}=25^{\circ} \mathrm{C}$, unless otherwise specified

| Parameter | Symbol | Values |  |  | Unit | Note / Test Condition |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  |  | Min. | Typ. | Max. |  |  |
| Thermal resistance junction - soldering <br> point | RthJs | - | - | 70 | K/W | - |
| Maximum DC-voltage on RF-Ports and <br> RF-Ground | $V_{\text {RFDC }}$ | 0 | - | 0 | V | No DC voltages allowed on RF- <br> Ports |

High Linearity, High Power SP4T RF Switch with MIPI 2.0
Operation range

## 3 Operation range

Table 3: Operation range at $T_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$

| Parameter | Symbol | Values |  |  | Unit | Note / Test Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |  |
| Supply voltage | $\mathrm{V}_{10}$ | 1.65 | 1.8 | 1.95 | V | - |
| RFFE input high voltage ${ }^{1}$ | $\mathrm{V}_{\mathrm{IH}}$ | $0.7 * V_{10}$ | - | $\mathrm{V}_{10}$ | V | - |
| RFFE input low voltage ${ }^{1}$ | $\mathrm{V}_{\text {IL }}$ | 0 | - | $0.3 * V_{10}$ | V | - |
| RFFE output high voltage ${ }^{1}$ | $\mathrm{V}_{\mathrm{OH}}$ | $0.8 * V_{10}$ | - | $\mathrm{V}_{10}$ | V | - |
| RFFE output low voltage ${ }^{1}$ | $\mathrm{V}_{\mathrm{OL}}$ | 0 | - | $0.2{ }^{\star} \mathrm{V}_{10}$ | V | - |
| RFFE control input capacitance | $\mathrm{C}_{\text {ctrl }}$ | - | - | 2 | pF | - |
| Supply current | $\mathrm{I}_{10}$ | - | 65 | 150 | $\mu \mathrm{A}$ | Operating State |
| Supply current, stand-by | $\mathrm{I}_{\mathrm{o}, \mathrm{sb}}$ | - | 2 | - | $\mu \mathrm{A}$ | Idle State, power down mode |

${ }^{1}$ SCLK and SDATA

## Table 4: RF input power

| Parameter | Symbol | Values |  |  | Unit | Note / Test Condition |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  |  | Min. | Typ. | Max. |  |  |
| RF input power on TRX ports | $P_{\mathrm{RF}}$ | - | - | 37 | dBm | $\mathrm{CW} / \mathrm{VSWR} \mathrm{1:1/50} \mathrm{\Omega}$ |
| RF input power | $P_{\mathrm{RF}}$ | - | - | 25 | dBm | 50 Ohm Termination / 0.125 <br> duty cycle |

High Linearity, High Power SP4T RF Switch with MIPI 2.0
RF Characteristics

## 4 RF Characteristics

Table 5: RF Characteristics at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{P}_{\text {IN }}=0 \mathrm{dBm}$, Supply Voltage $\mathrm{V}_{I \mathrm{O}}=1.8 \mathrm{~V}$, unless otherwise specified

| Parameter | Symbol | Values |  |  | Unit | Note / Test Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |  |
| Insertion Loss ${ }^{1 /}$ |  |  |  |  |  |  |
| All TRx Ports | IL | - | 0.18 | 0.25 | dB | $50-698 \mathrm{MHz}$ |
|  |  | - | 0.20 | 0.28 | dB | $699-960 \mathrm{MHz}$ |
|  |  | - | 0.24 | 0.35 | dB | $1200-2170 \mathrm{MHz}$ |
|  |  | - | 0.30 | 0.45 | dB | $2171-2690 \mathrm{MHz}$ |
|  |  | - | 0.49 | 0.75 | dB | $3300-4200 \mathrm{MHz}$ |
|  |  | - | 0.77 | 1.05 | dB | $4400-5000 \mathrm{MHz}$ |
|  |  | - | 1.00 | 1.50 | dB | $5150-5925 \mathrm{MHz}$ |

${ }^{1)}$ On application board without any matching components.

Table 6: RF Characteristics at $T_{A}=-40^{\circ} \mathrm{C} . .85^{\circ} \mathrm{C}, \mathrm{P}_{\mathrm{IN}}=0 \mathrm{dBm}$, Supply Voltage $\mathrm{V}_{I O}=1.65 \ldots 1.95 \mathrm{~V}$, unless otherwise specified

| Parameter | Symbol | Values |  |  | Unit | Note / Test Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |  |
| Insertion Loss ${ }^{1}$ |  |  |  |  |  |  |
| All TRx Ports | IL | - | 0.18 | 0.3 | dB | $50-698 \mathrm{MHz}$ |
|  |  | - | 0.20 | 0.4 | dB | $699-960 \mathrm{MHz}$ |
|  |  | - | 0.24 | 0.5 | dB | $1200-2170 \mathrm{MHz}$ |
|  |  | - | 0.30 | 0.6 | dB | $2171-2690 \mathrm{MHz}$ |
|  |  | - | 0.49 | 0.9 | dB | $3300-4200 \mathrm{MHz}$ |
|  |  | - | 0.77 | 1.2 | dB | $4400-5000 \mathrm{MHz}$ |
|  |  | - | 1.00 | 1.6 | dB | $5150-5925 \mathrm{MHz}$ |
| $\text { Return Loss }{ }^{1)}$ |  |  |  |  |  |  |
| All TRx Ports | RL | 26 | 33 | - | dB | $50-698 \mathrm{MHz}$ |
|  |  | 24 | 28 | - | dB | $699-960 \mathrm{MHz}$ |
|  |  | 17 | 22 | - | dB | $1200-2170 \mathrm{MHz}$ |
|  |  | 15 | 19 | - | dB | $2171-2690 \mathrm{MHz}$ |
|  |  | 10 | 14 | - | dB | $3300-4200 \mathrm{MHz}$ |
|  |  | 8 | 11 | - | dB | $4400-5000 \mathrm{MHz}$ |
|  |  | 7 | 10 | - | dB | $5150-5925 \mathrm{MHz}$ |

[^0]High Linearity, High Power SP4T RF Switch with MIPI 2.0
RF Characteristics

Table 7: RF Characteristics at $T_{A}=-40^{\circ} \mathrm{C} . . .85^{\circ} \mathrm{C}, \mathrm{P}_{\mathrm{IN}}=0 \mathrm{dBm}$, Supply Voltage $\mathrm{V}_{\mathrm{IO}}=1.65 \ldots 1.95 \mathrm{~V}$, unless otherwise specified

| Parameter | Symbol | Values |  |  | Unit | Note / Test Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |  |
| Isolation ${ }^{1)}$ |  |  |  |  |  |  |
| ANT_RF1 vs RFx | ISO | 47 | 59 | - | dB | $50-698 \mathrm{MHz}$ |
|  |  | 44 | 51 | - | dB | $699-960 \mathrm{MHz}$ |
|  |  | 35 | 42 | - | dB | $1200-2170 \mathrm{MHz}$ |
|  |  | 32 | 37 | - | dB | $2171-2690 \mathrm{MHz}$ |
|  |  | 25 | 31 | - | dB | $3300-4200 \mathrm{MHz}$ |
|  |  | 23 | 28 | - | dB | $4400-5000 \mathrm{MHz}$ |
|  |  | 22 | 25 | - | dB | $5150-5925 \mathrm{MHz}$ |
| Isolation ${ }^{1)}$ |  |  |  |  |  |  |
| ANT_RF2 vs RFx | ISO | 42 | 53 | - | dB | $50-698 \mathrm{MHz}$ |
|  |  | 39 | 46 | - | dB | $699-960 \mathrm{MHz}$ |
|  |  | 31 | 39 | - | dB | $1200-2170 \mathrm{MHz}$ |
|  |  | 29 | 35 | - | dB | $2171-2690 \mathrm{MHz}$ |
|  |  | 23 | 30 | - | dB | $3300-4200 \mathrm{MHz}$ |
|  |  | 20 | 27 | - | dB | $4400-5000 \mathrm{MHz}$ |
|  |  | 18 | 24 | - | dB | $5150-5925 \mathrm{MHz}$ |
| Isolation ${ }^{1)}$ |  |  |  |  |  |  |
| ANT_RF3 vs RFx | ISO | 44 | 55 | - | dB | $50-698 \mathrm{MHz}$ |
|  |  | 41 | 47 | - | dB | $699-960 \mathrm{MHz}$ |
|  |  | 33 | 39 | - | dB | $1200-2170 \mathrm{MHz}$ |
|  |  | 31 | 35 | - | dB | $2171-2690 \mathrm{MHz}$ |
|  |  | 24 | 29 | - | dB | $3300-4200 \mathrm{MHz}$ |
|  |  | 20 | 26 | - | dB | $4400-5000 \mathrm{MHz}$ |
|  |  | 18 | 24 | - | dB | $5150-5925 \mathrm{MHz}$ |
| Isolation ${ }^{1)}$ |  |  |  |  |  |  |
| ANT_RF4 vs RFx | ISO | 41 | 55 | - | dB | $50-698 \mathrm{MHz}$ |
|  |  | 38 | 47 | - | dB | $699-960 \mathrm{MHz}$ |
|  |  | 30 | 38 | - | dB | $1200-2170 \mathrm{MHz}$ |
|  |  | 27 | 33 | - | dB | $2171-2690 \mathrm{MHz}$ |
|  |  | 22 | 28 | - | dB | $3300-4200 \mathrm{MHz}$ |
|  |  | 20 | 25 | - | dB | $4400-5000 \mathrm{MHz}$ |
|  |  | 18 | 23 | - | dB | $5150-5925 \mathrm{MHz}$ |
| Isolation ${ }^{1)}$ |  |  |  |  |  |  |
| Port to Port | ISO | 40 | 59 | - | dB | $50-698 \mathrm{MHz}$ |
|  |  | 37 | 50 | - | dB | $699-960 \mathrm{MHz}$ |
|  |  | 31 | 41 | - | dB | $1200-2170 \mathrm{MHz}$ |
|  |  | 28 | 36 | - | dB | $2171-2690 \mathrm{MHz}$ |
|  |  | 22 | 31 | - | dB | $3300-4200 \mathrm{MHz}$ |
|  |  | 20 | 27 | - | dB | $4400-5500 \mathrm{MHz}$ |
|  |  | 18 | 25 | - | dB | $5150-5925 \mathrm{MHz}$ |

[^1]High Linearity, High Power SP4T RF Switch with MIPI 2.0
RF Characteristics

Table 8: RF Characteristics at $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} . . .85^{\circ} \mathrm{C}, \mathrm{P}_{\mathrm{IN}}=0 \mathrm{dBm}$, Supply Voltage $\mathrm{V}_{\mathrm{IO}}=1.65 \ldots 1.95 \mathrm{~V}$, unless otherwise specified

| Parameter | Symbol | Values |  |  | Unit | Note / Test Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |  |
| Harmonic Generation ${ }^{1)}$ |  |  |  |  |  |  |
| $2^{\text {nd }}$ Harmonic | $P_{\text {H2 }}$ | - | -70 | -60 | dBm | $35 \mathrm{dBm}, 50 \Omega, 600-915 \mathrm{MHz}$ |
|  |  | - | -67 | -60 | dBm | $32 \mathrm{dBm}, 50 \Omega, 1447-1980 \mathrm{MHz}$ |
|  |  | - | -80 | -75 | dBm | $26 \mathrm{dBm}, 50 \Omega$, 2300-2690 MHz |
| $3^{\text {nd }}$ Harmonic | $P_{\text {H3 }}$ | - | -60 | -53 | dBm | $35 \mathrm{dBm}, 50 \Omega, 600-915 \mathrm{MHz}$ |
|  |  | - | -63 | -59 | dBm | $32 \mathrm{dBm}, 50 \Omega$, 1447-1980 MHz |
|  |  | - | -80 | -73 | dBm | $26 \mathrm{dBm}, 50 \Omega$, 2300-2690 MHz |
| Intermodulation Distortion ${ }^{1)}$ |  |  |  |  |  |  |
| $2^{\text {nd }}$ order intermodulation | IMD2 | - | -110 | -85 | dBm | IMD2 Testcases, Tab. 9 |
| $3^{\text {rd }}$ order intermodulation | IMD3 | - | -95 | -85 | dBm | IMD3 Testcases, Tab. 10 |
| Intercept point ${ }^{1)}$ |  |  |  |  |  |  |
| 2nd order intercept point | IIP2 | 120 | 136 | - | dBm | IMD2 Testcases, Tab. 9 |
| 3rd order intercept point | IIP3 | 70 | 77 | - | dBm | IMD3 Testcases, Tab. 10 |

Table 9: IMD2 Testcases

| Band | In-Band Frequency <br> $[\mathrm{MHz}]$ | Blocker Frequency 1 <br> $[\mathrm{MHz}]$ | Blocker Power 1 <br> $[\mathrm{dBm}]$ | Blocker Frequency 2 <br> $[\mathrm{MHz}]$ | Blocker Power 2 <br> $[\mathrm{dBm}]$ |
| :--- | :--- | :--- | :--- | :--- | :--- |
| Band 1 | 2140 | 1950 | 24 | 4090 | -15 |
| Band 2 | 1960 | 1880 | 24 | 3840 | -15 |
| Band 5 | 881.5 | 836.5 | 20 | 1718 | 20 |
| Band 7 | 2652 | 2535 | 24 | 5187 | -15 |
| Band 8 | 942 | 897 | 20 | 1839 | 20 |

Table 10: IMD3 Testcases

| Band | In-Band Frequency <br> $[\mathrm{MHz}]$ | Blocker Frequency 1 <br> $[\mathrm{MHz}]$ | Blocker Power 1 <br> $[\mathrm{dBm}]$ | Blocker Frequency 2 <br> $[\mathrm{MHz}]$ | Blocker Power 2 <br> $[\mathrm{dBm}]$ |
| :--- | :--- | :--- | :--- | :--- | :--- |
| Band 1 | 2140 | 1950 | 20 | 1760 | 20 |
| Band 2 | 1960 | 1880 | 20 | 1800 | 20 |
| Band 5 | 881.5 | 836.5 | 20 | 791.5 | 20 |
| Band 7 | 2655 | 2535 | 20 | 2415 | 20 |
| Band 8 | 942 | 897 | 20 | 852 | 20 |
| Band 1 | 2132 | 1732 | 24 | 1332 | -15 |

High Linearity, High Power SP4T RF Switch with MIPI 2.0

## RF Characteristics

Table 11: Switching Time at $T_{A}=25^{\circ} \mathrm{C}, \mathrm{P}_{\mathrm{IN}}=0 \mathrm{dBm}$, Supply Voltage $\mathrm{V}_{I O}=1.65 \ldots 1.95 \mathrm{~V}$, unless otherwise specified

| Parameter | Symbol | Values |  |  | Unit | Note / Test Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |  |
| Switching Time |  |  |  |  |  |  |
| Power Up Settling Time | $t_{\text {PUP }}$ | - | 10 | 20 | $\mu \mathrm{s}$ | After power down mode |
| Switching Time | $t_{S T}$ | - | 3.5 | 4.5 | $\mu \mathrm{s}$ | $50 \%$ last SCLK falling edge to 90\% RF signal, ref. to Fig. 1 |
| RF Rise Time | $t_{R T}$ | - | - | 1 | $\mu \mathrm{s}$ | $10 \%$ to $90 \%$ RF signal |



Figure 1: MIPI to RF time

High Linearity, High Power SP4T RF Switch with MIPI 2.0
MIPI RFFE Specification

## 5 MIPI RFFE Specification

The MIPI RFFE interface is working in systems following the 'MIPI Alliance Specification for RF Front-End Control Interface version 2.0-25. September 2014' as well as the 'Qualcomm RFFE Vendor specification 80-N7876-1 Rev. T'

Table 12: MIPI Features

| Feature | Supported | Comment |
| :--- | :--- | :--- |
| MIPI RFFE 1.10 and 2.0 standards | Yes |  |
| Register 0 write command sequence | Yes |  |
| Register read and write command sequence | Yes |  |
| Extended register read and write command se- <br> quence | Yes |  |
| Support for standard frequency range operations <br> for SCLK | Yes | Up to 26 MHz for read and write |
| Support for extended frequency range operations <br> for SCLK | Yes | Up to 52 MHz for write ${ }^{1)}$ |
| Half speed read | Yes |  |
| Full speed read | Yes |  |
| Full speed write | Yes |  |
| Programmable Group SID | Yes |  |
| Trigger functionality | Yes |  |
| Broadcast / GSID write to PM TRIG register | Yes | Via VIO, PM TRIG or software register1) |
| Reset | Yes |  |
| Status / error sum register | Yes |  |
| Extended product ID register | Yes |  |
| Revision ID register | Yes | External pin for changing USID is not implemented |
| Group SID register | 0xA or 0xB depending on the SCLK/SDATA connection |  |
| USID_Sel pin |  |  |
| SDATA / SCLK swap |  |  |

${ }^{1)}$ only supported by MIPI 2.0 Standard

Table 13: Startup Behavior

| Feature | State | Comment |
| :--- | :--- | :--- |
| Power status | Power down <br> mode | Power down mode after start-up |
| Trigger function | Enabled | Enabled after start-up. Programmable via behavior control register |

High Linearity, High Power SP4T RF Switch with MIPI 2.0

## MIPI RFFE Specification

Table 14: Register Mapping, Table I

| Register <br> Address | Register Name | Data <br> Bits | Function | Description | Default | Broadcast_ID Support | Trigger <br> Support | R/W |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0x00 | SW_CTRLO | 6:0 | SW_CTRLO | RF Switch Control | 0 | No | Yes, Trigger0/1/2 | R/W |
| 0x1C | PM_TRIG | 7 | PWR_MODE(1), Operation Mode | 0: Normal operation (ACTIVE) | 1 | Yes | No | R/W |
|  |  |  |  | 1: Low Power Mode (LOW POWER) |  |  |  |  |
|  |  | 6 | PWR_MODE(0), State Bit Vector | 0: No action (ACTIVE) | 0 |  |  |  |
|  |  |  |  | 1: Powered Reset (STARTUP to ACTIVE to LOW POWER) |  |  |  |  |
|  |  | 5 | TRIGGER_MASK_2 | 0: Data masked (held in shadow REG) | 0 | No |  |  |
|  |  |  |  | 1: Data not masked (ready for transfer to active REG) |  |  |  |  |
|  |  | 4 | TRIGGER_MASK_1 | 0: Data masked (held in shadow REG) | 0 |  |  |  |
|  |  |  |  | 1: Data not masked (ready for transfer to active REG) |  |  |  |  |
|  |  | 3 | TRIGGER_MASK_0 | 0: Data masked (held in shadow REG) | 0 |  |  |  |
|  |  |  |  | 1: Data not masked (ready for transfer to active REG) |  |  |  |  |
|  |  | 2 | TRIGGER_2 | 0: No action (data held in shadow REG) | 0 | Yes |  |  |
|  |  |  |  | 1: Data transferred to active REG |  |  |  |  |
|  |  | 1 | TRIGGER_1 | 0: No action (data held in shadow REG) | 0 |  |  |  |
|  |  |  |  | 1: Data transferred to active REG |  |  |  |  |
|  |  | 0 | TRIGGER_0 | 0: No action (data held in shadow REG) | 0 |  |  |  |
|  |  |  |  | 1: Data transferred to active REG |  |  |  |  |
| 0x1D | PRODUCT_ID | 7:0 | PRODUCT_ID | This is a read-only register. However, during the programming of the USID a write command sequence is performed on this register, even though the write does not change its value. | 0x1A | No | No | R |
| 0x1E | MAN_ID | 7:0 | MANUFACTURER_ID [7:0] | This is a read-only register. However, during the programming of the USID, a write command sequence is performed on this register, even though the write does not change its value. | 0x1A | No | No | R |
| 0x1F | MAN_USID | 7:6 | RESERVED | Reserved for future use | 00 | No | No | R |
|  |  | 5:4 | MANUFACTURER_ID [9:8] | These bits are read-only. However, during the programming of the USID, a write command sequence is performed on this register even though the write does not change its value. | 01 |  |  |  |
|  |  | 3:0 | USID[3:0] | Programmable USID. Performing a write to this register using the described programming sequences will program the USID in devices supporting this feature. These bits store the USID of the device. | USID:0xA <br> Nominal SCLK \& SDATA USID:0xB Swap SCLK \& SDATA | No | No | R/W |

High Linearity, High Power SP4T RF Switch with MIPI 2.0

## MIPI RFFE Specification

Table 15: Register Mapping, Table II

| Register <br> Address | Register Name | Data <br> Bits | Function | Description | Default | Broadcast_ID Support | Trigger <br> Support | R/W |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0×20 | EXT_PROD_ID ${ }^{1)}$ | 7:0 | EXT_PRODUCT_ID |  | 0x00 | No | No | R |
| 0x21 | REV_ID | 7:4 | MAIN_REVISION |  | 0x4 | No | No | R/W |
|  |  | 3:0 | SUB_REVISION |  | 0x0 |  |  |  |
| 0×22 | GSID ${ }^{1)}$ | 7:4 | GSIDO[3:0] | Primary Group Slave ID. | $0 \times 0$ | No | No | R/W |
|  |  | 3:0 | RESERVED | Reserved for secondary Group Slave ID. | $0 \times 0$ |  |  |  |
| 0×23 | UDR_RST | 7 | UDR_RST | Reset all configurable non-RFFE Reserved registers to default values. <br> 0: Normal operation <br> 1: Software reset | 0 | No | No | R/W |
|  |  | 6:0 | RESERVED | Reserved for future use | 0000000 |  |  |  |
| 0×24 | $\text { ERR_SUM }{ }^{11}$ | 7 | RESERVED | Reserved for future use | 0 | No | No | R |
|  |  | 6 | COMMAND_FRAME_PAR_ERR | Command Sequence received with parity error - discard command. | 0 |  |  |  |
|  |  | 5 | COMMAND_LENGTH_ERR | Command length error. | 0 |  |  |  |
|  |  | 4 | ADDRESS_FRAME_PAR_ERR | Address frame with parity error. | 0 |  |  |  |
|  |  | 3 | DATA_FRAME_PAR_ERR | Data frame with parity error. | 0 |  |  |  |
|  |  | 2 | READ_UNUSED_REG | Read command to an invalid address. | 0 |  |  |  |
|  |  | 1 | WRITE_UNUSED_REG | Write command to an invalid address. | 0 |  |  |  |
|  |  | 0 | BID_GID_ERR | Read command with a BROADCAST_ID or GROUP_ID. | 0 |  |  |  |
| 0×2B | BUS_LD | 7:4 | RESERVED | Reserved for future use | 0x0 | No | No | R/W |
|  |  | 3:0 | Set approximate bus load | 0x0: 5 pF | 0x7 |  |  |  |
|  |  |  |  | 0x1: 7 pF |  |  |  |  |
|  |  |  |  | 0x2: 10 pF |  |  |  |  |
|  |  |  |  | 0x3: 15 pF |  |  |  |  |
|  |  |  |  | 0x4: 20 pF |  |  |  |  |
|  |  |  |  | 0x5: 30 pF |  |  |  |  |
|  |  |  |  | 0x6: 40 pF |  |  |  |  |
|  |  |  |  | 0x7: 50pF |  |  |  |  |
|  |  |  |  | 0x8-0xF: Spare |  |  |  |  |

[^2]High Linearity, High Power SP4T RF Switch with MIPI 2.0
MIPI RFFE Specification

Table 16: Modes of Operation (Truth Table, Register_0)

|  |  |  | REGISTER Bits |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| State | Value (Hex.) | Mode | D7 ${ }^{1)}$ | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| 1 | $0 \times 00$ | ALL OFF (Isolation) | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 2 | $0 \times 01$ | RF1 ON | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
| 3 | $0 \times 02$ | RF2 ON | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |
| 4 | $0 \times 04$ | RF3 ON | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |
| 5 | $0 \times 08$ | RF4 ON | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |
| 6 | 0x10 | ALL OFF (Isolation) with 50 Ohm termination | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |

[^3]High Linearity, High Power SP4T RF Switch with MIPI 2.0
Package related information

## 6 Package related information

The switch has a package size of $1100 \mu \mathrm{~m}$ in x -dimension and $1100 \mu \mathrm{~m}$ in y-dimension with a maximum deviation of $\pm 50 \mu \mathrm{~m}$ in each dimension. Fig. 2 shows the footprint from top view. The definition of each pin can be found in Tab. 18.

Table 17: Mechanical Data

| Parameter | Symbol | Value | Unit |
| :--- | :--- | :--- | :--- |
| Package X-Dimension | X | $1100 \pm 50$ | $\mu \mathrm{~m}$ |
| Package Y-Dimension | Y | $1100 \pm 50$ | $\mu \mathrm{~m}$ |
| Package Height | H | 650 max | $\mu \mathrm{m}$ |



Figure 2: Footprint, top view

Table 18: Pin Definition

| No. | Name | Pin Type | Function |
| :--- | :--- | :--- | :--- |
| 1 | VIO | Power | Power Supply |
| 2 | RF4 | RF | Rx port |
| 3 | RF2 | RF | Rx port |
| 4 | ANT | RF | RF Input |
| 5 | RF1 | RF | Rx port |
| 6 | RF3 | RF | Rx port |
| 7 | SDATA | I/O | MIPI RFFE |
| 8 | SCLK | I/O | MIPI RFFE Clock (Input) |
| 9 | GND | Ground | Ground |

High Linearity, High Power SP4T RF Switch with MIPI 2.0
Package related information


Figure 3: Package Outline Drawing (top, side and bottom views)


Figure 4: Marking Specification (top view): Date code digits Y and W defined in Table 19/20

Table 19: Year date code marking - digit " $Y$ "

| Year | "Y" | Year | "Y" | Year | "Y" |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 2010 | 0 | 2020 | 0 | 2030 | 0 |
| 2011 | 1 | 2021 | 1 | 2031 | 1 |
| 2012 | 2 | 2022 | 2 | 2032 | 2 |
| 2013 | 3 | 2023 | 3 | 2033 | 3 |
| 2014 | 4 | 2024 | 4 | 2034 | 4 |
| 2015 | 5 | 2025 | 5 | 2035 | 5 |
| 2016 | 6 | 2026 | 6 | 2036 | 6 |
| 2017 | 7 | 2027 | 7 | 2037 | 7 |
| 2018 | 8 | 2028 | 8 | 2038 | 8 |
| 2019 | 9 | 2029 | 9 | 2039 | 9 |

Table 20: Week date code marking - digit "W"

| Week | "W" | Week | "W" | Week | "W" | Week | "W" | Week | "W" |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | A | 12 | N | 23 | 4 | 34 | h | 45 | v |
| 2 | B | 13 | P | 24 | 5 | 35 | j | 46 | x |
| 3 | C | 14 | Q | 25 | 6 | 36 | k | 47 | y |
| 4 | D | 15 | R | 26 | 7 | 37 | l | 48 | z |
| 5 | E | 16 | S | 27 | a | 38 | n | 49 | 8 |
| 6 | F | 17 | T | 28 | b | 39 | P | 50 | 9 |
| 7 | G | 18 | U | 29 | C | 40 | q | 51 | 2 |
| 8 | H | 19 | V | 30 | d | 41 | r | 52 | 3 |
| 9 | J | 20 | W | 31 | e | 42 | S |  |  |
| 10 | K | 21 | Y | 32 | f | 43 | t |  |  |
| 11 | L | 22 | Z | 33 | g | 44 | u |  |  |

High Linearity, High Power SP4T RF Switch with MIPI 2.0
Package related information


Figure 5: Footprint Recommendation


Figure 6: Carrier Tape

## Revision History

## Page or Item $\quad$ Subjects (major changes since previous revision)

Revision 2.1, 2018-11-21

## Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

## Edition 2018-11-21 <br> Published by <br> Infineon Technologies AG <br> 81726 Munich, Germany

(C) 2018 Infineon Technologies AG.

All Rights Reserved.

Do you have a question about any aspect of this document?

Email: erratum@infineon.com

## IMPORTANT NOTICE

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie"). With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party. In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications. The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (www.infineon.com).

## WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.


[^0]:    ${ }^{1)}$ On application board without any matching components.

[^1]:    ${ }^{1)}$ On application board without any matching components.

[^2]:    ${ }^{1)}$ Only supported by MIPI 2.0 Standard

[^3]:    ${ }^{1)}$ Reserved

