## Wireless Power Consortium Qi Compliant <br> AirFuel Alliance PMA Compliant

## Wireless Power Receiver IC

## BD57015GWL

## General Description

BD57015GWL is a stand-alone wireless power receiver IC.
The device integrates a fully synchronous rectifier circuit with low-impedance FETs, Qi compliant and PMA compliant packet controller, adjustable regulated voltage output, and an open-drain output terminal to communicate with the power transmitter using amplitude modulation.
BD57015GWL is targeted at mobile applications implementing wireless charging compliant to Qi Extended Power Profile (EPP) standard and the PMA standard.

Key Specification

- 7 Programmable Output Voltages 5.0 to 12.0 V
- Maximum Input Voltage
- Maximum Input/ Output Current

20 V (Max)
1.5 A (Max)

- AC Input Frequency Range

100 to 480 kHz

## Package

UCSP50L4C

> W(Typ) D(Typ) $\mathrm{H}(\mathrm{Max})$
> $4.1 \mathrm{~mm} \times 3.2 \mathrm{~mm} \times 0.57 \mathrm{~mm}$
> $(0.4 \mathrm{~mm}$ pitch $)$

## Features

- Low Impedance FET rectifier
- High efficiency fully synchronous rectifier
- Maximum Input Voltage of 20 V
- Supports Qi standard ver1.2, PMA standard SR1
- Automatic Detection of Qi / PMA, or selection by external pin
- Open-Drain output terminal for modulation
- TX-RX coil Position Gap alarm


## Applications

Qi and/or PMA Compliant Devices

- Smart Phones
- Cell Phones
- Hand-held Mobile Devices


## Typical Application Circuit



Figure 1. Typical Application Circuit


Figure 2. Wireless Power Transfer System

Absolute Maximum Ratings

| Parameter | Symbol | Limit | Unit |
| :--- | :---: | :--- | :---: |
| RECT,OUT, AC1,AC2,COM1, <br> COM2,CLAMP1,CLAMP2 Voltage | VINOUT_H1 | -0.3 to +20 | V |
| BOOT1,BOOT2 Voltage | VINOUT_H2 | -0.3 to +26 | V |
| BOOT1-AC1, BOOT2-AC2 Voltage | VBOOT_AC | -0.3 to +7.0 | V |
| PG, PI, INTB, <br> SDA,SCL,TEST1,TEST2,EN1,EN2, <br> PMA,QI,CTRL,RGATE,PD, <br> PDEN Voltage | VINOUT_L1 | -0.3 to +7.0 | V |
| VCC,REG25,GPIO1-3,FOD,FOD2 <br> OUTSET,NTC,ILIMSET,RSTB, <br> PDTIME,VCCPD Voltage | VINOUT_L2 | -0.3 to +4.5 | V |
| ADDET, ADGATE Voltage | VAD_H1 | -0.3 to +28 | V |
| Input/ Output Rating Current | IMAX | $1.5^{(\text {Note } 1)}$ | A |
| PG, PI, INTB pin rated Current | IMAX_PG | 15 | mA |
| Power Dissipation | Pd | $1.64^{(\text {Note } 2)}$ | W |
| Operation Temperature Range | Ta | -30 to +85 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature Range | Tstg | -55 to +150 | ${ }^{\circ} \mathrm{C}$ |

(Note 1) Applies to AC1, AC2, RECT, GND terminals when all of them are connected to a common pattern on the PCB. (Note 2) If mounted on a standard ROHM PCB (PCB size: $54 \mathrm{~mm} \times 62 \mathrm{~mm} \times 1.6 \mathrm{~mm}$ ), reduce by $13.12 \mathrm{~mW} /{ }^{\circ} \mathrm{C}\left(\mathrm{Ta} \geq 25^{\circ} \mathrm{C}\right)$. Caution: Operating the IC over the absolute maximum ratings may damage the IC. The damage can either be a short circuit between pins or an open circuit between pins and the internal circuitry. Therefore, it is important to consider circuit protection measures, such as adding a fuse, in case the IC is operated over the absolute maximum rating

Recommended Operating Range

| Parameter | Symbol | Range | Unit |
| :--- | :---: | :---: | :---: |
| Rectified Voltage Range | VRECT | 0 to 17.4 | V |
| AC1,AC2 Input Peak Voltage <br> Range | VAC1,VAC2 | 17.4 | V |
| ADDET Input Voltage | VADDET | 15.0 | V |
| OUT Terminal Voltage | VOUT | 5.0 to $12.0^{\text {(Note 3) }}$ | V |
| VCC Voltage Range | VCC | 2.5 to 3.0 | V |
| VCCPD Voltage Range | VCCPD | 2.5 to 3.0 | V |
| Capacitance between RECT-GND | CRECT | Min 20 | $\mu \mathrm{~F}$ |

(Note 3) Supported VOUT is up to 10 V .

Electrical Characteristics (Unless otherwise specified, $\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{VRECT}=5.0 \mathrm{~V}, \mathrm{VCC}=2.65 \mathrm{~V}$ )

| Parameter | Symbol | Compliant Value |  |  | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |

## General

| Operating Circuit Current 1 | $\mathrm{I}_{\text {RECT1 }}$ | - | 44 | 50 | mA | VRECT=5.0V, OUT off. |
| :--- | :--- | :---: | :---: | :---: | :---: | :--- |
| Operating Circuit Current 2 | $\mathrm{I}_{\text {RECT2 }}$ | - | 27 | 35 | mA | VRECT=5.0V, OUT on |
| OUT Terminal Quiescent <br> Current <br> (wireless charging is disabled) | IOUT | - | 50 | 100 | $\mu \mathrm{~A}$ | VOUT $=5.0 \mathrm{~V}, \mathrm{RECT}=0 \mathrm{~V}$ <br> ADDET $=$ OPEN |

Protection circuit

| RECT Under Voltage Lockout | $\mathrm{V}_{\text {RECTUV }}$ | 2.5 | 2.6 | 2.7 | V | VRECT:0V $\rightarrow$ 5V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RECT Under Voltage Lockout Hysteresis | $\mathrm{V}_{\text {RECTUVHYS }}$ | 150 | 300 | 450 | mV | VRECT:5V $\rightarrow$ 0V |
| RECT Over Voltage Protection Detection Voltage | $\mathrm{V}_{\text {RECTOV }}$ | 15.6 | 16.5 | 17.4 | V | VRECT:10V $\rightarrow$ 20V |
| RECT Over Voltage Protection Hysteresis | $\mathrm{V}_{\text {RECTOVHYS }}$ | 75 | 150 | 300 | mV | VRECT:20V $\rightarrow$ 10V |
| LDO Block |  |  |  |  |  |  |
| OUT Terminal Output Voltage 1 | Voutloor | 6.86 | 7.00 | 7.14 | V | $\begin{aligned} & \text { I load=100mA,VOUT=7.0V } \\ & \text { setting, VRECT=7.5V } \end{aligned}$ |
| OUT Terminal Output Voltage Accuracy | RATEоut | -3 | 0 | +3 | \% | $\begin{aligned} & \mathrm{VOUT}=5 \mathrm{~V}, 5.3 \mathrm{~V}, 8 \mathrm{~V}, 9 \mathrm{~V}, 10 \mathrm{~V}, \\ & 12 \mathrm{~V} \end{aligned}$ |
| OUT Terminal Load Regulation | dV ${ }_{\text {OUT }}$ | - | - | 200 | mV | lload $=0-500 \mathrm{~mA}$ VRECT $=7.2 \mathrm{~V}$ VOUT=7V |
| Maximum Output Current | ILOADmax | - | - | 1.5 | A |  |

## PADDET Block

| PDTIME Input Off Leak Current | $I_{\text {LEAKPdTIME }}$ | - | - | 2.0 | $\mu \mathrm{A}$ | $\begin{aligned} & \text { VCCPD=2.65V, AC2=Open, } \\ & \text { PDTIME=2.65V } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PDTIME Detection Voltage | $V_{\text {PdDET }}$ | 0.4 | 0.7 | 1.0 | V |  |
| PD Output L Level | V PDVOL | - | 0.1 | 0.2 | V | Isink $=1 \mathrm{~mA}$ |
| PD Pin Leak Current | ILEAKPD | - | - | 2.0 | $\mu \mathrm{A}$ | $\begin{aligned} & \text { VPD }=2.65 \mathrm{~V}, \mathrm{AC2}=\text { Open, } \\ & \text { PDTIME }=0 \mathrm{~V}, \mathrm{PD}=7 \mathrm{~V} \end{aligned}$ |

## COM Block

| COM1, COM2 ON Resistance | RON $_{\text {com }}$ | - | 1.5 | 3.0 | $\Omega$ |  |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| COM1, COM2 Pin Leak Current | ILEAK $_{\text {сом }}$ | - | - | 2 | $\mu \mathrm{~A}$ | VCOM1,2=20V |

## RGATE Block

| RGATE Pin Output H Level | VH ${ }_{\text {RGate }}$ | 4.3 | 4.8 | 5.3 | V | $\mathrm{I}_{\text {SOURCE }}=-1 \mathrm{~mA}, \mathrm{VRECT}=7 \mathrm{~V}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RGATE Pin Output L Level | VLrgate | - | 0.1 | 0.5 | V | $\mathrm{I}_{\text {SINK }}=1 \mathrm{~mA}$ |
| CLAMP Block |  |  |  |  |  |  |
| CLAMP1, CLAMP2 ON Resistance | RON ${ }_{\text {cLamp }}$ | - | 2.5 | 5.0 | $\Omega$ |  |
| CLAMP1,CLAMP 2 Pin Leak Current | ILEAK ${ }_{\text {clamp }}$ | - | - | 2 | $\mu \mathrm{A}$ | VCLAMP1,2=20V |

Electrical Characteristics (Unless otherwise specified, $\mathrm{Ta}=25^{\circ} \mathrm{C}$, $\mathrm{VRECT}=5.0 \mathrm{~V}, \mathrm{VCC}=2.65 \mathrm{~V}$ )

| Parameter | Symbol | Compliant Value |  |  | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| Adapter Detection Block |  |  |  |  |  |  |
| Adapter Input Detection Threshold Voltage | VADDET | 3.4 | 3.6 | 3.8 | V | Vaddet: $0 \rightarrow 5 \mathrm{~V}$ |
| Adapter Input Detection Hysteresis Voltage | VHYS_AD | 200 | 400 | 600 | mV | Vaddet:5 $\rightarrow$ 0V |
| Adapter Input Overvoltage Detection Voltage | VADDET_OV | 14.0 | 14.5 | 15.0 | V | Vaddet:13 $\rightarrow$ 16V |
| Adapter Input Overvoltage Detection Hysteresis Voltage | VHYS_AD_OV | 500 | 720 | 940 | mV | Vaddet:16 $\rightarrow$ 13V |
| ADDET Pin Input Current | IADGATE | - | 150 | 300 | $\mu \mathrm{A}$ | VADDET $=5 \mathrm{~V}$, OUT=OPEN |
| ADGATE Pin Output L Level | VL_didate | - | 0.12 | 0.25 | V | Isink $=1 \mathrm{~mA}$ |
| PMA, QI, EN1, EN2, CTRL, PDEN Pin |  |  |  |  |  |  |
| PMA, QI,EN1,EN2,CTRL Pin L Level Input Voltage | VIL mode | - | - | 0.4 | V |  |
| PMA, QI,EN1,EN2,CTRL Pin H Level Input Voltage | VIH ${ }_{\text {mode }}$ | 1.3 | - | - | V |  |
| PMA, QI,EN1,EN2,CTRL Pin Pull Down | $\mathrm{Rl}_{\text {mode }}$ | - | 200 | - | k $\Omega$ |  |
| PDEN Pin L Level Input Voltage | VILpden | - | - | 0.4 | V |  |
| PDEN Pin H Level Input Voltage | VIHPDEN | 1.3 | - | - | V |  |
| RSTB Pin |  |  |  |  |  |  |
| RSTB Pin L Level Input Voltage | VIL ${ }_{\text {RSTB }}$ | - | - | 0.6 | V | $\mathrm{VCC}=2.65 \mathrm{~V}$ |
| RSTB Pin Pull Up Resistance | $\mathrm{Rl}_{\text {RStB }}$ | - | 100 | - | k $\Omega$ |  |
| RSTB Pin L Level Output Voltage | VL ${ }_{\text {RSti }}$ | - | 0.15 | 0.30 | V | Isink=1 mA |
| PG,PI Pin |  |  |  |  |  |  |
| PG,PI Pin Output L Level | VLpg | - | 0.25 | 0.5 | V | Isink $=5 \mathrm{~mA}$ |
| PG, PI Pin Leak Current | ILEAK $_{\text {PG }}$ | - | - | 2 | $\mu \mathrm{A}$ | VPG=7V |
| INTB Pin |  |  |  |  |  |  |
| INTB Pin Output L Level | VLINT | - | 0.25 | 0.5 | V | Isink $=5 \mathrm{~mA}$ |
| INTB Leak Current | ILEAK $_{\text {INT }}$ | - | - | 2 | $\mu \mathrm{A}$ | VINTB=7V |

Electrical Characteristics (Unless otherwise specified, $\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{VRECT}=5.0 \mathrm{~V}, \mathrm{VCC}=2.65 \mathrm{~V}$ )

| Parameter | Symbol | Compliant Value |  |  | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| GPIO Pin |  |  |  |  |  |  |
| GPIO Pin L Level Input Voltage | VIL ${ }_{\text {GPIo }}$ | - | - | $\mathrm{VCC} \times 0.3$ | V |  |
| GPIO Pin H Level Input Voltage | VIH ${ }_{\text {grio }}$ | $\mathrm{VCC} \times 0.7$ | - | - | V |  |
| GPIO Pull Down Resistance | PD ${ }_{\text {grio }}$ | - | 100 | - | k $\Omega$ |  |
| GPIO Pull Up Resistance | PUGPIo | - | 100 | - | k $\Omega$ |  |
| L Level Output Voltage | VOL ${ }_{\text {grio }}$ | - | - | $\mathrm{VCC} \times 0.2$ | V | Isink $=1 \mathrm{~mA}$ |
| H Level Output Voltage | VOH ${ }_{\text {GPIo }}$ | $\mathrm{VCC} \times 0.8$ | - | - | V | Isource $=-1 \mathrm{~mA}$ |
| Serial Interface |  |  |  |  |  |  |
| SCL, SDA Pin L Level Input Voltage | VILscL <br> VILsda | - | - | 0.4 | V |  |
| SCL, SDA Pin H Level Input Voltage | $\mathrm{VIH}_{\mathrm{scL}}$ <br> $\mathrm{VIH}_{\text {SDA }}$ | 1.3 | - | - | V |  |
| SCL, SDA Pin L Level Input Current | IILscL IILsDA | -1 | - | - | $\mu \mathrm{A}$ | VSCL=VSDA=0V |
| SCL, SDA Pin H Level Input Current | IIH ${ }_{\text {SCL }}$ IIH ${ }_{\text {SDA }}$ | - | - | 1 | $\mu \mathrm{A}$ | VSCL=VSDA=2.65 V |
| SDA Pin L Level Output Voltage | VOL ${ }_{\text {sDA }}$ | - | - | 0.4 | V | Isink $=2.5 \mathrm{~mA}$ |

Pin Configuration (Bottom View)


Figure 3. Pin Configuration

Pin Description

| Pin No. | Pin Name | I/O | Function |
| :---: | :---: | :---: | :---: |
| E1,F1,F2,E3 ${ }^{\text {(NOTE1) }}$ | AC1 | Out | AC input pin 1 |
| B1,B2,C1,C3 ${ }^{\text {(NOTE1) }}$ | AC2 | Out | AC input pin 2 |
| G4 | BOOT1 | Out | Bootstrap capacitor connection pin 1 for the internal FET driver |
| C4 | BOOT2 | Out | Bootstrap capacitor connection pin 2 for the internal FET driver |
| $\begin{array}{\|l} \hline \mathrm{A} 3, \mathrm{~A} 4, \mathrm{~B} 3, \mathrm{~B} 4, \\ \mathrm{B5} 5^{\text {(NOTE1) }} \end{array}$ | OUT | Out | LDO Output pin |
| $\begin{aligned} & \mathrm{C} 2, \mathrm{D} 1, \mathrm{D} 2, \mathrm{D} 3, \mathrm{E} 2, \\ & \mathrm{D} 4^{\text {NOTE1) }} \end{aligned}$ | RECT | Out | Rectifier Output pin |
| D5 | OUTSET | Input | Resistance Connection pin for the Output Voltage setting |
| G6 | RGATE | Output | Output Control pin for PMA setting If only Qi mode is used, leave the pin OPEN. |
| A7 | CLAMP1 | Input | AC1 Clamp protection pin |
| A8 | COM1 | Output | Output Control pin 1 |
| B9 | COM2 | Output | Output Control pin 2 |
| C9 | CLAMP2 | Input | AC2 Clamp protection pin |
| C5 | NTC | Input | Resistance Connection pin for the thermal Detection setting ${ }^{\text {(NOTE3) }}$ |
| F5 | FOD2 | Input | Resistance Connection pin 2 for the Foreign Object Detection Adjustment setting <br> If only PMA mode is used, leave the pin OPEN. |
| G5 | FOD | Input | Resistance Connection pin 1 for the Foreign Object Detection Adjustment setting <br> If only PMA mode is used, leave the pin OPEN. |
| A5 | ILIMSET | Input | Resistance Connection pin for the Current Limit setting |
| D6 | PI | Output | Qi BPP(Baseline Power Profile) / EPP(Extended Power Profile) identification pin |
| D8 | PDEN | Input | PAD Detection Enable pin ${ }^{\text {(NOTE2) }}$ |
| E7 | PDTIME | Input | PAD Detection Time setting pin ${ }^{\text {(NOTE2) }}$ |
| E8 | PD | Output | PAD Detection Output pin |
| A6 | ADGATE | Output | External Adaptor Path Gate Driver pin |
| B6 | ADDET | Input | External Adaptor Voltage Detection pin ${ }^{\text {(NOTE2) }}$ |
| B7 | EN1 | Input | Enable pin 1 for Wired or Wireless Charging |
| C6 | EN2 | Input | Enable pin 2 for Wired or Wireless Charging |
| B8 | PG | Output | Open Drain Output pin to notify if LDO Output is ON |
| G7 | RSTB | Input/Output | System Reset Input and Output pin ${ }^{\text {(NOTE3) }}$ |
| F6 | INTB | Output | Interrupt Output pin |
| F7 | CTRL | Input | Control pin for Wireless Charging |
| G9 | TEST1 | Input | Test pin 1 (Usually these pins are connected to GND.) |
| G8 | TEST2 | Input | Test pin 2 (Usually these pins are connected to GND.) |
| F8 | SCL | Input | Serial Interface Clock Input pin ${ }^{\text {(NOTE2) }}$ |
| F9 | SDA | Input/Output | Serial Interface Data Input/Output pin ${ }^{\text {(NOTE2) }}$ |
| E6 | GPIO1 | Input/Output | GPIO $1 \mathrm{pin}^{\text {(NOTE4) }}$ |
| E5 | GPIO2 | Input/Output | GPIO 2 pin ${ }^{\text {(NOTE4) }}$ |
| E4 | GPIO3 | Input/Output | GPIO 3 pin ${ }^{\text {(NOTE4) }}$ |
| C8 | PMA | Input | PMA setting pin |
| E9 | Qi | Input | Qi setting pin |
| D7 | VCCPD | Power | Power Supply for Pad Detection pin ${ }^{\text {(NOTE2) }}$ |
| C7 | VCC | Power | External Power Supply Application pin for LOGIC Block ${ }^{\text {(NOTE4) }}$ |
| F4 | REG25 | Output | 2.5V Internal Voltage pin |
| A9,D9 ${ }^{\text {(NOTE1) }}$ | GND | Ground | Ground pin |
| $\begin{aligned} & \hline \text { A1,A2,F3,G1,G2, } \\ & \text { G3 }^{\text {(NoTET1) }} \end{aligned}$ | PGND | Ground | Power Ground pin |

(NOTE1) If one function pin have several pin numbers, please connect same function pins to a common board node
(NOTE2) When the pin is unused, please connect the pin to GND
(NOTE3) When the pin is unused, please leave the pin OPEN.
(NOTE4) When the pin is unused, please connect the pin to GND or leave the pin OPEN.

## Block Diagram



Figure 4. Block Diagram

## Description of operation

## 1. Qi/PMA operation mode selection

The BD57015GWL is compliant with both Qi and PMA standards. Qi/PMA operation mode can be detected automatically by the internal circuit or set by external terminal. The automatic detection depends on the carrier frequency from TX during Digital Ping. The operation mode is shown as follow:

| PMA pin | Ql pin | Operation Mode |
| :---: | :---: | :--- |
| L | L | Automatic detection based on the internal circuit |
| L | H | Qi mode only (It won't operate in other modes) |
| H | L | PMA mode only (It won't operate in other modes) |
| H | H | Reserved (Do not use this setting) |

If H is needed connect these pins to the REG25 pin using a pullup resistance.
When the Automatic detection of operation mode is selected, the active operation mode can be reported using the Mode Status Register (0x8D).

Mode Status register (For Qi and PMA)

| Register Name | Address |  |  | Initial Value | R/W |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MODE STATUS | 0x8D | [7] Reserved <br> [6] PMA_MODE <br> PMA mode detection <br> $0 \times 0$ : Undetected <br> [5] Ql_MODE Qi mode detection $0 \times 0$ : Undetected <br> [4:0] Reserved | $0 \times 1$ : Operating in PMA mode <br> $0 \times 1$ : Operating in Qi mode | 0x00 | R |

Reserved bits read an undefined value.
The charge start detection interrupt can be used as an indicator for when to check this register. Refer to section
"16.Interrupt Control Block" for the details on the charge start detection interrupt.
2. Qi Controller block

If Qi mode is detected as the operation mode of BD57015GWL, it will proceed to following the Qi compliant Ping phase. In this phase, it will send the Signal Strength value which indicates the degree of coupling between the RX and TX. Then BD57015GWL will proceed to the Identification \& Configuration phase and send the ID information and the necessary information about RX to the TX. When BD57015GWL is in EPP mode, (set by Qi Power Mode setting register (0x0E)), it sends the information of the configuration and requests a transition to the Negotiation phase. If TX responses the ACK message, it will proceed to the Negotiation phase.
If this negotiation succeeds, it will move to the Calibration phase and the Power Transfer phase at EPP. If this negotiation fails, or the TX does not respond, or BPP mode is set by register, it will move to the Power Transfer phase at BPP. The power transfer mode can be checked by the PI pin. If PI pin is L, it is in EPP mode, and if it is H , it means that it is charging in BPP mode. The power mode can be also confirmed by checking the Qi Monitor Mode register (0x0F).

Qi Power Mode setting register (Only for Qi)

| Register Name | Address | Bit[7:0] |  | Initial Value | R/W |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | [7:0] EPP_MODE_SET EPP Mode setting |  |  |  |
| EPP_MODE | 0x0E | $0 \times 10$ : BPP Mode only <br> $0 \times 01$ : EPP Mode <br> (During $\mathrm{PI}=\mathrm{L}$, this must be selected) <br> Other : Reserved | $0 \times 11$ : EPP Mode <br> (During $\mathrm{PI}=\mathrm{H}$, this must be selected) | 0x10 | R/W |

Please don't set Reserved value.

Qi Monitor Mode register (Only for Qi)

| Register <br> Name | Address | Bit[7:0] | Initial <br> Value | R/W |
| :---: | :--- | :--- | :---: | :---: |
| MONI_MODE | $0 \times 0$ F | $[7: 1]$ Reserved <br> [0] EPP_MODE <br> Classification of the operation mode <br> $0 \times 0:$ Operation in BPP Mode 0x1: Operation in EPP Mode | $0 \times 00$ | R |

Reserved bits read "0"

In the Power Transfer Phase, the previously specified output voltage is output at the OUT pin and the device is ready to start charging. The charging will be stopped when setting the EN1 pin to " H " which then sends the End Power Transfer packet (Charging Complete, EPT) to the TX. The following are the supporting messages regarding EPT packet. The EPT value can be checked in the Qi EPT Code Register (0x1C) when EPT is sent.

| End Power Transfer Packet |  |  |  |
| :--- | :--- | :---: | :--- |
| Value | Reason | Support | Condition |
| $0 \times 00$ | Unknown | Send | Adapter Input detection |
| $0 \times 01$ | Charge Complete | Send | Charge Complete (EN1=H Detection) |
| $0 \times 02$ | Internal Fault | Send | Internal Temperature error, ILIMSET pin setting error, <br> OUTSET pin setting error, FOD pin setting error, FOD2 pin <br> setting error. |
| $0 \times 03$ | Over Temperature | Send | External Temperature Error (CTRL=H Detection, Detection for <br> using the information from NTC pin) |
| $0 \times 04$ | Over Voltage | Not Sent | - |
| $0 \times 05$ | Over Current | Not Sent | - |
| $0 \times 06$ | Battery Failure | Not Sent | - |
| $0 \times 07$ | Reserved | Not Sent | - |
| $0 \times 08$ | No Response | Send | No convergence to desired point for RECT voltage |
| $0 \times 09$ | Reserved | Not Sent | - |
| $0 \times 0 A$ | Negotiation Failure | Send | Negotiation can't be done normally |
| $0 \times 0 B$ | Restart Power <br> Transfer | Not Sent | - |

When sending this packet, an interrupt can be generated for the external microcontroller.
Qi EPT Code register (Only for Qi)

| Register <br> Name | Address | Bit[7:0] <br> EPT_CODE | $0 \times 1 \mathrm{C}$ | V7:0] EPT_CODE <br> EPT value (code) <br> When the status is not EPT, this register is 0xFF. |
| :---: | :---: | :---: | :---: | :---: |
| R/W |  |  |  |  |

## 3. PMA Controller block

When the operation of BD57015GWL is set to PMA mode, BD57015GWL will proceed to the digital Ping phase of PMA. In this phase, BD57015GWL will send the ACK message to the TX and signal that a device based on PMA exists. Next, BD57015GWL proceeds to the Identification phase and sends information to the TX. TX will check the ID Information and if it is correct, it will proceed to the Power Transfer phase. However if it is incorrect, it will go back to the Digital Ping phase. In the Power Transfer phase, an output voltage is produced in the OUT pin and charging can start. The charging can be stopped when setting the EN1 pin to "H" which then sends an EOC signal to the TX. When the charging stops, it can also generate an interrupt signal. The reason for charging stop is stored in the PMA EOC Code register (0x1D. Other conditions that produce an End of Charge (EOC) signal are described below.

PMA EOC Code register (Only for PMA)

| Register Name | Address | Bit[7:0] | Initial Value | R/W |
| :---: | :---: | :---: | :---: | :---: |
| EOC_WR | 0x1D | [7:0] EOC_CODE <br> Cause of the output EOC. ("1" indicates "Detection") <br> [7] : During NTC detection <br> [6] : No Load Detection (continuous for more than 42 seconds) ${ }^{\text {NOTE } 1}$ <br> [5] : Full Charge Detection (Low Current Detection for long hours) $^{\text {NOTE } 1}$ <br> [4]: UVLO Detection of Output <br> [3] : External Temperature Error (CTRL=H Detection) 150 degrees <br> [2] : Internal Temperature Error or <br> ILIMSET pin setting Error or OUTSET pin setting Error <br> [1] : Charge Complete (EN1=H Detection) <br> [0] : Adapter Input Detection | 0x00 | R |

(NOTE1) These functions are cleared when the device is reset. This setting shall remain in effect with the following registers (EOC MASK:0x86)
PMA EOC Mask register (Only for PMA)

| Register Name | Address | Bit[7:0] | Initial Value | R/W |
| :---: | :---: | :---: | :---: | :---: |
| EOC_MASK | 0x86 | [7:4] Reserved <br> [3] MASK _NO LOAD <br> EOC output for the No Load Detection Disable <br> (0x0: Enable 0x1: Disable) <br> [2] MASK _FULL <br> EOC output for the Full Charge Detection Disable (0x0: Enable 0x1: Disable) <br> [1:0] Reserved | 0x0C | R/W |

Please set an initial value into Reserved bits.

## Description of Operation for Common Blocks

## 4. Rectifier block

By inputting AC signal into both ends of a primary side (TX) coil, a voltage is generated by electromagnetic induction in the secondary side coil. Full-wave rectification is performed after detection of output current from the secondary coil as mentioned above, and using the built-in FET connected to AC1 and AC2 pins. The current detection is done by comparing the AC pin voltage (FET Ron $\times$ Icoil) with GND level. The on/off signal of built-in FET will be generating based on this detection signal. The on/off timing of L side FET and H side FET are monitored to prevent a shoot through current. The bootstrap drive system for the Nch FET on H side and L side is used for high efficiency. Therefore, a capacitor is needed between BOOT1 (BOOT2) pin and AC1 (AC2) pin.
5. Low Drop Out (LDO) Block

The OUT pin output voltage can be set through the OUTSET pin or through a register, please refer to section "13. OUTSET setting" for details. The current limit value of the OUT pin can be set through the ILIMSET pin or through a register as explained in section " 9 . ILIM setting".
6. A/D Converter Block

When making a packet, every analog signal that is needed for calculation will be converted to digital value. The A/D converter uses the 10bit sequential comparison (SAR) architecture. This conversion cannot be controlled from outside.

## 7. External control input (CTRL, EN1 and EN2).

When CTRL = H, during an external temperature error, the wireless power transfer will stop after an EPT or EOC output. Charging from wireless supply or wired (adapter) supply can be enabled or disabled using EN1 and EN2. In the default condition (EN1=L and EN2=L), both wireless power supply and adapter control are active. When both sources are available, priority is given to the adapter (wired power), wireless power is stopped according to the sequence explained in adapter detection block, and the electrical connection of the path from an adapter is active.
When EN1 becomes H, the Qi mode will produce an End Power Transfer ( $0 \times 01$ : Charge Complete) packet and the PMA mode will produce an End of Charge (EOC) packet and wireless power supply will be stopped.

| CTRL | Operation |
| :---: | :--- |
| L | Will maintain the normal feed condition. |
| $H$ | During external temperature error, the wireless power transfer will stop because of an EPT or <br> EOC output. |


| EN1 | EN2 | Operation |
| :---: | :---: | :--- |
| L | L | Both the wireless power charging and external adapter control are enabled. Priority is given to <br> the external adapter. That is, if a sufficient adapter input is detected during wireless power <br> charging, wireless power will immediately stop and only an adapter charging will continue. |
| L | H | Both the wireless power charging and external adapter control are enabled. Prority is given to <br> the external adapter. That is, if a sufficient adapter input is detected during wireless power <br> charging, wireless power will immediately stop and only an adapter charging will continue. |
| H | L | Wireless power charging is disabled. <br> Wired power charging is enable. |
| H | H | Both an adapter and wireless power charging are disabled. <br> That is, in this mode, power cannot be supplied from OUT. |

## 8. Adapter detection block

If the ADDET pin detects more than 3.6V (Typ), ADGATE will output LOW and turn ON the PMOS switch of the adapter line. Since priority is given to adapter (cable), wireless power supply will be stopped (EPT / EOC output), and then the OUT output will be stopped. After that, the voltage at OUT will be checked and if it is less than 0.7 V and the adapter line of PMOS switch will be turned ON (ADGATE: H to L ).
The sequence of operation during adapter detection is as follows.


Figure 5. Adapter Detection

If the ADDET voltage is more than the threshold of OVP, the PMOS will be switched off regardless of the wireless power supply.
9. ILIM setting

The current limit of the OUT pin can be set by the resistance connected to the ILIMSET pin or the register shown below. The following formula shows the relation between setting resistance and limit current (ILIM).

| Current Limit <br> ILIM [mA] | RILIMSET <br> $[\mathrm{k} \Omega]$ |
| :---: | :---: |
| ILIMSET register <br> setting | OPEN |
| 500 | 120 |
| 700 | 75 |
| 900 | 56 |
| 1000 | 43 |
| 1100 | 36 |
| 1200 | 30 |
| 1300 | 24 |
| 1500 | 20 |
| EPT or NoCh | SHORT |



Figure 6. ILIMSET setting

The resistance should have accuracy of $\pm 1 \%$.
If ILIMSET pin is shorted to GND, there will be a setting error and BD57015GWL will send EPT (internal fault) in Qi mode..And BD57015GWL will send NoCh signal repeatedly, then the charging will not be started in PMA mode. When the ILIMSET pin is OPEN or the bit [7] of the following register is set to " 1 ", the Output Current Limit value (of ILIM) can be set depending on the following register (0x0A). If the bit [7] of this register is set to "1", the register setting has priority regardless of the resistance connected to the ILIMSET pin. Furthermore, the state related to the ILIMSET pin can be confirmed by the ILIM_STATE register (0x0B).

ILIMSET setting register (For Qi and PMA)

| Register Name | Address | Bit[7:0] | Initial Value | R/W |
| :---: | :---: | :---: | :---: | :---: |
| ILIM_SET | $0 \times 0 \mathrm{~A}$ | [7] ILIM_REG_EN <br> $0 \times 0$ : If ILIMSET pin is not OPEN, the setting of this register (bit[5:0]) is invalid. <br> $0 \times 1$ : The setting of this register (bit[5:0]) is valid forcibly. <br> [6] Reserved <br> [5:0] ILIM_SET_VAL <br> OUT Pin Current Limit Level setting | 0x0F | R/W |
| ILIM_STATE | 0x0B | [7] ILIM_SHORT_DET <br> Short detection of ILIMSET pin. <br> $0 \times 0$ : not short $0 \times 1$ : short <br> [6:4] ILIM_ADC_VAL <br> Current limit value set based on the read value in A/D. <br> If the read value in $A / D$ is outside the setting range, it is $0 \times 0$. <br> [3] ILIM_OPEN_DET <br> Enable/Disable of the register setting. <br> $0 \times 0$ : Disable <br> $0 \times 1$ : Enable (make ILIMSET pin OPEN to enable this) <br> [2:0] : Reserved | 0x00 | R |

Please set an initial value into Reserved bits.
10. FOD setting (Qi mode only)

To implement FOD (Foreign Object Detection) function in Qi mode, it is required to compute the received power and to compare it with the transmitted power from the TX side. Fine power adjustment to adjust for other power losses (e.g. LC loss) outside the IC is performed by using the resistance connected to the FOD and FOD2 pin or the register shown below. The relation of the received power (PRP) supply and each parameter is shown on the formula below.

$$
\begin{aligned}
& P_{P R}=\alpha \times f(R E C T, I O U T)+\beta[W] \\
& \alpha=F O D 2 \\
& \beta=F O D[W]
\end{aligned}
$$

| FOD Value [mW] | RFOD[k』] |
| :---: | :---: |
| FOD1_SET <br> register setting | OPEN or 820 |
| -64 | 300 |
| -32 | 180 |
| 32 | 130 |
| 64 | 100 |
| 96 | 82 |
| 128 | 68 |
| 160 | 56 |
| 192 | 47 |
| 224 | 39 |
| 256 | 33 |
| 288 | 27 |
| 320 | 24 |
| 352 | 22 |
| 384 | 20 |
| EPT or NoCh | SHORT |



Figure 7. FOD setting

The resistance should have accuracy of $\pm 1 \%$.
If FOD pin is shorted to GND, there will be a setting error and BD57015GWL will send EPT (Internal Fault) in Qi mode. And BD57015GWL will send NoCh signal repeatedly, then the charging will not be started in PMA mode.

| FOD2 Value [-] | RFOD2[k $]$ ] |
| :---: | :---: |
| FOD2_SET <br> register setting | OPEN or 820 |
| 1.054 | 300 |
| 1.062 | 180 |
| 1.070 | 130 |
| 1.078 | 100 |
| 1.086 | 82 |
| 1.094 | 68 |
| 1.102 | 56 |
| 1.110 | 47 |
| 1.118 | 39 |
| 1.126 | 33 |
| 1.134 | 27 |
| 1.142 | 24 |
| 1.150 | 22 |
| 1.158 | 20 |
| EPT or NoCh | SHORT |



Figure 8. FOD2 setting

The resistance should have accuracy of $\pm 1 \%$.
If FOD2 pin is shorted to GND, there will be a setting error and BD57015GWL will send EPT (Internal Fault) in Qi mode. And BD57015GWL will send NoCh signal repeatedly, then the charging will not be started in PMA mode.

In the formula shown above, $\alpha$ is the inclination adjustment. $\beta$ is the offset adjustment. Function $f($ RECT, IOUT $)$ is proportional to the received power and calculated in the internal IC.
When these parameters are adjusted, external physical factors have to be considered. For example, external physical factors are a materials and shape of a coil, an environments around coil, and a distance to a coil of TX.
It is possible to set the FOD and FOD2 parameters in the registers $(0 \times 01,0 \times 03)$ by leaving FOD and FOD2 pins OPEN or setting the bit [7] of these registers ( $0 \times 01,0 \times 03$ ) to " 1 ". If bit [7] of these registers is set to " 1 ", the setting of the registers have priority regardless of the resistance connected to the FOD and FOD2 pin.
In addition, the related states in FOD and FOD2 can be confirmed on the next registers ( $0 \times 02,0 \times 04$ ).
FOD1 register (Only for Qi)

| Register Name | Address | Bit[7:0] | Initial Value | R/W |
| :---: | :---: | :---: | :---: | :---: |
| FOD1_SET | $0 \times 01$ | [7] FOD1_REG_EN <br> $0 \times 0$ : If $\overline{F O D} \bar{p}$ in is not OPEN, the resistance has priority. <br> $0 \times 1$ : The setting of this register (bit[4:0]) has priority. <br> [6] FOD1_POLARITY <br> Set the polarity <br> $0 \times 0$ : Plus mode (Add the setting value) <br> $0 \times 1$ : Minus mode (Subtract the setting value) <br> [5] Reserved <br> [4:0] FOD1 <br> Setting of the FOD value. | 0x00 | R/W |
| FOD1_STATE | $0 \times 02$ | [7] FOD1_SHORT_DET <br> Short detection of FOD pin. <br> $0 \times 0$ : not short $0 \times 1$ : short <br> [6:3] FOD1_ADC_VAL <br> The set value based on the read value in $A / D$. $0 x F$ when the read value in $A / D$ was detected short. $0 \times 0$ when the read value in $A / D$ was detected open. <br> $0 \times 1$ : -64 mW <br> $0 \times 2$ : -32 mW <br> $0 \times 3$ : +32 mW <br> $0 \times 4$ : +64 mW <br> $0 \times 5$ : +96 mW <br> $0 \times 6$ : +128 mW <br> $0 \times 7$ : +160 mW $\begin{aligned} & 0 \times 8:+192 \mathrm{~mW} \\ & 0 \times 9:+224 \mathrm{~mW} \\ & 0 \times \mathrm{A}:+256 \mathrm{~mW} \\ & 0 \times B:+288 \mathrm{~mW} \\ & 0 \times \mathrm{m}:+320 \mathrm{~mW} \\ & 0 \times \mathrm{m}:+352 \mathrm{~mW} \\ & 0 \times E:+384 \mathrm{~mW} \end{aligned}$ <br> [2] FOD1_OPEN_DET <br> Enable/ Disable of the register setting. <br> $0 \times 0$ : Disable <br> $0 \times 1$ : Enable (make FOD pin OPEN to enable this) <br> [1:0] Reserved | 0x00 | R |

Please set an initial value into Reserved bits.

FOD2 register (Only for Qi)

| Register Name | Address | Bit[7:0] | Initial Value | R/W |
| :---: | :---: | :---: | :---: | :---: |
| FOD2_SET | $0 \times 03$ | [7] FOD2_REG_EN <br> $0 \times 0$ : If FOD $\overline{2}$ pin is not OPEN, the setting of this register (bit[5:0]) is invalid. <br> $0 \times 1$ : The setting of this register (bit[5:0]) is valid forcibly. <br> [6] Reserved <br> [5:0] FOD2 <br> Setting of the FOD2 value. | 0x07 | R/W |
| FOD2_STATE | 0x04 | [7] FOD2_SHORT_DET <br> Short detection of FOD2 pin. <br> $0 \times 0$ : not short $0 \times 1$ : short <br> [6:3] FOD2_ADC_VAL <br> The set value based on the read value in $A / D$. $0 x F$ when the read value in A/D was detected short. $0 \times 0$ when the read value in A/D was detected open. <br> $0 \times 01: 1.054$ times <br> $0 \times 02: 1.062$ times <br> $0 \times 03$ : 1.070 times <br> $0 \times 04$ : 1.078 times <br> $0 \times 05: 1.086$ times <br> 0x06: 1.094 times <br> $0 \times 07$ : 1.102 times <br> [2] FOD2_OPEN_DET <br> Enable/ Disable of the register setting. <br> $0 \times 0$ : Disable <br> $0 \times 1$ : Enable (make FOD2 pin OPEN to enable this) <br> [1:0] Reserved | 0x00 | R |

Please set an initial value into Reserved bits.

Depending on the situation, fine tuning of the FOD function and additional EPP setting can be done using the following register.

| Register Name | Address | Bit[7:0] | Initial Value | R/W |
| :---: | :---: | :---: | :---: | :---: |
| FOD3_H | $0 \times 05$ | For the fine tuning of Received Power packet value. | 0x25 | R/W |
| FOD3_L | $0 \times 06$ | For the fine tuning of Received Power packet value. | 0x55 | R/W |
| RCOIL_SET | $0 \times 07$ | For the setting of resistance of coil. | 0x05 | R/W |
| IDET_DUMP | $0 \times 41$ | For the fine tuning of dump current used for calculating Received Power packet value. | 0xC0 | R/W |
| IDET_STATE | 0x4C | For the monitor of load current. | 0x01 | R |
| DUMP_T | 0x4E | For the fine tuning of dump current used for calculating Received Power packet value. | 0x00 | R/W |
| $\begin{gathered} \hline \text { T_DP_OFFS } \\ \text { ET_QI_1 } \end{gathered}$ | $0 \times 51$ | For the fine tuning of target RECT voltage value. | 0x00 | R/W |
| $\begin{gathered} \text { T_DP_OFFS } \\ \text { ET_QI_2 } \\ \hline \end{gathered}$ | 0x52 | For the fine tuning of target RECT voltage value. | 0x00 | R/W |
| $\begin{gathered} \text { T_DP_I_THR } \\ \text { D_Q } \end{gathered}$ | $0 \times 55$ | For the fine tuning of setting with regard to target RECT voltage. | 0x00 | R/W |
| $\begin{aligned} & \text { CALIB_LL_D } \\ & \text { P_SET } \end{aligned}$ | 0x5D | For the fine tuning of target RECT voltage value in EPP mode. | 0x00 | R/W |
| $\underset{H}{\text { ADC_RECT_ }_{-}}$ | 0xC5 | For the monitor of RECT voltage. | 0x00 | R |
| $\underset{\mathrm{L}}{\text { ADC_RECT_ }_{-}}$ | 0xC6 | For the monitor of RECT voltage. | 0x00 | R |

Regarding the detail of these register, Rohm support individually. Because the necessity and the setting value of register are different by the configuration of device such as smart phones.
11. $Q$ value setting

In the Qi standard for EPP it is a requirement for the RX to send FOD Status packet with the information of the $Q$ value to the TX. Then the TX can perform foreign object detection (Foreign Object Detection). The $Q$ value shown here is a $Q$ value of the coil of the TX when RX is put on Test TX\#MP1 as defined in the Qi standard. It is necessary to set it to the following $Q$ value setting register ( $0 \times 37,0 \times 3 A$ ).

Q value setting register (Only for Qi)

| Register Name | Address | Bit[7:0] | Initial Value | R/W |
| :---: | :---: | :---: | :---: | :---: |
| FOD_S_PCKT_EN | $0 \times 37$ | [7] Reserved <br> [6] SEL_FOD_DATA_FUSE <br> 0 : Use the Set $Q$ value in register $0 \times 3 \mathrm{~A}$. <br> 1 : Restricted (in EPP mode) <br> [5:1] Reserved <br> [0] FOD_PCKT_EN <br> 0 : Restricted <br> 1 : Enable the sending of the $Q$ value packet (FOD Status packet) | 0x41 | R/W |
| FOD_S_PCKT1_1 | 0x3A | [7:0] FOD_PCKT_B1 <br> $Q$ value sent as FOD Status packet. <br> $A Q$ level does not have a unit. <br> For example, in the case of $\mathrm{Q}=1$, set $0 \times 01$. | 0x00 | R/W |

Please set an initial value into Reserved bits.
12. Position Gap detection function during start-up

The RECT voltage at start-up is monitored, and it can detect the position gap of the RX coil in reference to the XY position on the TX coil. The threshold value (Vthpos) used for position gap detection can also be set through the POSSET setting register (0x24).
When the RECT voltage is lower than Vthpos, the interrupt signal can be generated at the INTB pin. By default, this function is disabled. The Position Gap Detection setting register need to be changed to enable this function in the situation that impressed the external power supply on the VCC pin. Detection of the position gap occurs about 30ms after the RX was put on the TX, RECT waked up, and VRECTUV was released. At that time, the interrupt signal would be generated at the INTB pin.

The initial value of Vthpos is the LDO Output Voltage setting value $\times 40 \%$.
Vthpos is determined using the formula below.
Vthpos $=$ LDO output voltage setting value $\times$ set ratio in the register
(Refer to section "13.OUTSET setting" for LDO Output Voltage setting.)


Figure 9. Detection of Position Gap
Position Setting (POSSET) register (For Qi and PMA)

| Register Name | Address | Bit[7:0] | Initial Value | R/W |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { POS_GAP } \\ & \text { _LV_SET } \end{aligned}$ | 0x24 | [7:4] Reserved <br> [3:0] POS_GAP_LV_SET <br> Set the Vthpos voltage. <br> $0 \times 0$ : LDO Output Voltage setting $\times 40 \%$ <br> 0x8 : LDO Output Voltage setting $\times 80 \%$ <br> $0 \times 1$ : LDO Output Voltage setting $\times 45 \%$ <br> $0 \times 9$ : LDO Output Voltage setting $\times 85 \%$ <br> $0 \times 2$ : LDO Output Voltage setting $\times 50 \%$ <br> $0 \times A$ : LDO Output Voltage setting $\times 90 \%$ <br> $0 \times 3$ : LDO Output Voltage setting $\times 55 \%$ <br> 0xB : LDO Output Voltage setting $\times 95 \%$ <br> $0 \times 4$ : LDO Output Voltage setting $\times 60 \%$ <br> $0 \times C$ : LDO Output Voltage setting $\times 100 \%$ <br> $0 \times 5$ : LDO Output Voltage setting $\times 65 \%$ <br> 0xD : LDO Output Voltage setting $\times 105 \%$ <br> $0 \times 6$ : LDO Output Voltage setting $\times 70 \%$ <br> 0xE : LDO Output Voltage setting $\times 110 \%$ <br> $0 \times 7$ : LDO Output Voltage setting $\times 75 \%$ <br> $0 \times F$ : LDO Output Voltage setting $\times 115 \%$ | 0x00 | R/W |

Please set an initial value into Reserved bits.

Position Gap Detection setting register (For Qi and PMA)

| $\begin{array}{c}\text { Register } \\ \text { Name }\end{array}$ | Address | Bit[7:0] | $\begin{array}{c}\text { Initial } \\ \text { Value }\end{array}$ | R/W |
| :---: | :--- | :--- | :---: | :---: |
| $\begin{array}{c}\text { ALIGN_D } \\ \text { ET_EN }\end{array}$ | $0 \times 21$ | $\begin{array}{l}\text { [7:1] Reserved }\end{array}$ | $\begin{array}{l}\text { [0]ALIGN_DET_EN_WAKEUP } \\ \text { Position Gap Detection Function Enable (during start up) } \\ 0 \times 0: \text { disable } \\ 0 \times 1: \text { enable }\end{array}$ | $0 \times 00$ | R/W $\}$

Please set an initial value into Reserved bits.
13. OUTPUT Voltage (OUTSET) setting

The Output voltage of the OUT pin could be set by the resistance connected to the OUTSET pin or the register setting, as shown below.

| OUT Pin Output Voltage[V] | ROUTSET[k 2 ] |
| :---: | :---: |
| OUTSET_SET register setting | OPEN or 470 |
| 5.0 | 75 |
| 5.3 | 56 |
| 7.0 | 43 |
| 8.0 | 36 |
| 9.0 | 30 |
| 10.0 | 24 |
| EPT or NoCh | SHORT |

The used resistance should have accuracy of $\pm 1 \%$.


Figure 10. OUTSET setting
If OUTSET pin is shorted to GND, there will be a setting error and BD57015GWL will send EPT (internal fault) in Qi mode. And BD57015GWL will send NoCh signal repeatedly, then the charging will not be started in PMA mode. If the bit [7] of this register is set to " 1 ", or OUTSET pin is OPEN, the setting of register has priority regardless of the resistance connected to the OUTSET pin. The related states on OUTSET pin can be confirmed depending on the next register (0x09).

OUTSET setting register (For Qi and PMA)

| Register Name | Address | Bit[7:0] | Initial Value | R/W |
| :---: | :---: | :---: | :---: | :---: |
| OUTSET_SET | $0 \times 08$ | [7] OUTSET_REG_EN <br> $0 \times 0$ : The setting of the resistance has priority. <br> $0 \times 1$ : The setting of this register (bit[2:0]) has priority. <br> [6:3] Reserved <br> [2:0] OUTSET <br> Set the LDO output voltage. | 0x01 | R/W |
| OUTSET_STATE | 0x09 | OUTSET status <br> [7] OUTSET_SHORT_DET <br> Short detection of the OUTSET pin. <br> $0 \times 0$ : not short $0 \times 1$ : short <br> [6:4] OUTSET_ADC_VAL <br> Set LDO output voltage on the read value of A/D <br> $0 \times 0$ when the read value in $A / D$ is outside the setting range. <br> 0x0 : 4.5V <br> $0 \times 4$ : 8.0V <br> 0x1:5.0V <br> $0 \times 5$ : 9.0V <br> 0x2 : 5.3V <br> 0x6: 10.0V <br> 0x3:7.0V <br> 0x7: 12.0V <br> [3] OUTSET_OPEN_DET <br> Enable / Disable of the register setting <br> $0 \times 0$ : disable <br> $0 \times 1$ : enable (make the OUTSET pin OPEN to enable this) <br> [2:0] OUTSET_OUTPUT <br> Actual LDO output voltage to be used <br> 0x0 : 4.5V <br> $0 \times 4$ : 8.0V <br> $0 \times 1: 5.0 \mathrm{~V}$ <br> $0 \times 5$ : 9.0V <br> $0 \times 2$ : 5.3 V <br> 0x6: 10.0V <br> $0 \times 3$ : 7.0V <br> $0 \times 7$ : 12.0V | 0x00 | R |

[^0]
## 14. NTC setting

Please connect the recommended NTC thermistor to the NTC pin when detecting abnormal temperature as described by the PMA standard. An EOC signal will be sent to the Transmitter in the PMA mode when the voltage on the NTC pin is higher than the threshold Vntc0 set in the NTC setting register ( $0 \times 0 \mathrm{C}$ ). The abnormal temperature detection in NTC is not available in Qi mode.

In addition to using the NTC thermistor, the EOC signal can also be sent by using the CTRL pin when temperature is monitored. Refer to section "7.External Control Input (EN1, EN2, and CTRL)" for the details. (Common to both PMA and Qi modes.)

The Vntc0 threshold can be defined in the following expressions

$$
\begin{aligned}
& \text { Vntc } 0=\frac{\text { Vref }_{\text {ntc }}}{\text { Rntc }^{(\mathrm{ROTE} 1)}[\Omega \times \mathrm{V}]} \\
& \quad=\frac{25000^{(\mathrm{NOTc} 0}}{\operatorname{Rntc}[\Omega]}
\end{aligned}
$$

(NOTE1) precision includes variation of 21250 to 28750.


Figure 11. NTC setting

NTC setting register (Only for PMA)

| Register Name | Address | Bit[7:0] | Initial Value | R/W |
| :---: | :---: | :---: | :---: | :---: |
| NTC_SET | 0x0C | [7] Reserved <br> [6] NTC_EN <br> (PMA mode) NTC temperature detection function <br> $0 \times 0$ : NTC temperature detection function disabled <br> $0 \times 1$ : NTC temperature detection function enabled <br> [5:4] Reserved <br> [3:0] NTC_TH <br> Vntc0 threshold setting for the abnormal temperature detection <br> $0 \times 0$ : more than 0.5 V <br> $0 \times 1$ : more than 0.6 V <br> $0 \times 2$ : more than 0.7 V <br> $0 \times 3$ : more than 0.8 V <br> $0 \times 4$ : more than 0.9 V <br> $0 \times 5$ : more than 1.0 V <br> $0 \times 6$ : more than 1.1 V <br> $0 \times 7$ : more than 1.2 V <br> $0 \times 8$ : more than 1.3 V <br> $0 \times 9$ : more than 1.4 V <br> $0 x A$ : more than 1.5 V <br> $0 x B$ : more than 1.6 V <br> $0 x \mathrm{C}$ : more than 1.7 V <br> $0 x D$ : more than 1.8 V <br> $0 x E$ : more than 1.9 V <br> $0 x F$ : more than 2.0 V | 0x44 | R/W |
| NTC_STATE | OXOD | [7:1] Reserved <br> [0] NTC_DET <br> Abnormal temperature detection for NTC. <br> $0 \times 0$ : Abnormal temperature undetected <br> $0 \times 1$ : Abnormal temperature detected | 0x00 | R |

Please set an initial value into Reserved bits.

Rohm recommends NTC thermistor NCP15WF104F03RC (MURATA Co., Ltd.).

| Resistance value $\left(25^{\circ} \mathrm{C}\right)$ | $100 \mathrm{k} \Omega$ |
| :--- | :--- |
| Resistance value $\left(25^{\circ} \mathrm{C}\right)$ <br> tolerance | $\pm 1 \%$ |
| B constant $\left(25 / 50^{\circ} \mathrm{C}\right)$ | 4250 K |
| B constant $\left(25 / 50^{\circ} \mathrm{C}\right)$ <br> tolerance | $\pm 1 \%$ |
| B constant $\left(25 / 85^{\circ} \mathrm{C}\right)(\mathrm{Typ})$ | 4311 K |

15. PAD_DETECTION

The PAD_DETECTION function can send a signal to the host when the RX is removed from the TX after charging has been completed. To use this function, connect the external power supply to the VCCPD, with a pull-up resistance to PD and connect to the VCCPD.
The host can detect when the PD signal changes from L to H to monitor if it was removed from the charger.
The flow to the detection

1. After end of charging, Rx receives Digital Ping or Analog Ping signal from Tx. (AC2 of figure below)
2. The Ping fully charges a capacitor connected to PD_TIME pin to VCCPD. PD pin goes L.
3. If $R x$ is removed from Tx the pulse to $A C 2$ is not generated, so the voltage on PD_TIME pin falls. The PD pin will go $H$ after a time dependent on the CR network.


Figure 12. PAD_DETECTION
16. Interrupt Control Block

The circuit for Interruption Generation is shown below.
This circuit detects the edge of the interrupt signal. An interrupt is sent on INTB pin depending on the events triggering the interrupt as set by the Interrupt Mask register. INTB is active L.


Figure 13. Interrupt Circuit Generation

### 16.1 Interrupt Control Register

The generation of interruption for each can be controlled by this register. If a bit is set to 1 , the corresponding interrupt event will be enabled, if it is set to 0 , it will be masked. The interrupt is masked by default.

Interrupt Control register 1 (For Qi and PMA)

| Register Name | Address | Bit[7:0] | Initial value | R/W |
| :---: | :---: | :---: | :---: | :---: |
| INTEN1 | 0x10 | [7:6] Reserved <br> [5] INT_EN_PMA_EOC <br> PMA EOC interrupt detection activation setting <br> [4:2] Reserved <br> [1] INT_EN_EPT_DET <br> End Power Transfer interrupt detection activation setting <br> [0] INT_EN_CHG_START_DET <br> Charging start interrupt detection activation setting | 0x00 | R/W |

Please set an initial value into Reserved bits.
Interrupt Control register 2 (For Qi and PMA)

| Register <br> Name | Address | Bit[7:0] | Initial <br> value | R/W |
| :---: | :---: | :--- | :--- | :--- |
| INTEN2 | $0 \times 11$ | [7:2] Reserved <br> [1] INT_EN_ERR_POSSET_CLR <br> Clear POSSETError interrupt detection activation setting <br> (During start-up) <br> [0] INT_EN_ERR_POSSET <br> POSSETEError interrupt detection activation setting <br> (During start-up) | $0 \times 00$ | R/W |

Please set an initial value into Reserved bits.
16.2 Interrupt Status Register

This register identifies the source of an interrupt. In order to clear the interrupt event, refer to section "16.3 Clear Interrupt Register".

Interrupt Status register 1 (For Qi and PMA)

| Register <br> Name | Address | Bit[7:0] | Initial <br> value | R/W |
| :---: | :---: | :--- | :--- | :---: |
| INTSTAT1 | $0 \times 12$ | [7:6] Reserved <br> [5] INT_PMA_EOC <br> Interrupt due to PMA EOC <br> [4:2] Reserved <br> [1] INT_EPT_DET <br> Interrupt due to End Power Transfer <br> [0] INT_CHG_START_DET <br> Interrupt due to Charging start | $0 \times 00$ | R |

Reserved bits read " 0 "
Interrupt Status register 2 (For Qi and PMA)

| Register <br> Name | Address | Bit[7:0] | Initial <br> value | R/W |
| :---: | :---: | :---: | :---: | :---: |
| INTSTAT2 | $0 \times 13$ | [7:2] Reserved <br> [1] INT_ERR_POSSET_CLR <br> Clear POSSET Error interrupt detection (During start-up) <br> [0] INT_ERR_POSSET <br> POSSET Error interrupt detection (During start-up) | $0 \times 00$ | R |

Reserved bits read " 0 "

### 16.3 Clear Interrupt Register

This register is used to clear any interrupt.
Each interrupt will be cleared by entering " 1 " to each bit.
Please re-enter " 0 " after resetting with " 1 ", so the device can report the next interrupt.
Clear Interrupt register 1 (For Qi and PMA)

| Register Name | Address | Bit[7:0] | Initial value | R/W |
| :---: | :---: | :---: | :---: | :---: |
| INTCLR1 | 0x14 | [7:6] Reserved <br> [5] INT_CLR_PMA_EOC <br> Clear interrupt due to PMA EOC <br> $0 \times 0$ : no flag $0 \times 1$ : clear interrupt flag <br> [4:2] Reserved <br> [1] INT_CLR_EPT_DET <br> Clear interrupt due to End Power Transfer <br> $0 \times 0$ : no flag $0 \times 1$ : clear interrupt flag <br> [0] INT_CLR_CHG_START_DET <br> Clear interrupt due to Charging start <br> $0 \times 0$ : no flag $0 \times 1$ : clear interrupt flag | 0x00 | R/W |

Please set an initial value into Reserved bits.

Clear Interrupt register 2 (For Qi and PMA)

| Register Name | Address | Bit[7:0] | Initial value | R/W |
| :---: | :---: | :---: | :---: | :---: |
| INTCLR2 | 0x15 | [7:2] Reserved <br> [1] INT_CLR_ERR_POSSET_CLR <br> Clear interrupt due to POSSET Error <br> (During start-up) <br> $0 \times 0$ : no flag $0 \times 1$ : clear interrupt flag <br> [0] INT_CLR_ERR_POSSET <br> Clear interrupt due to Charging Start (During start-up) $0 \times 0$ : no flag $0 \times 1$ : clear interrupt flag | 0x00 | R/W |

Please set an initial value into Reserved bits.
16.4 Forced Interrupt Generation Register.

This register can force generation of an interrupt caused by any of the events. Interrupt is generated by writing 1 in each bit. After writing 1 , please always write 0 . This function can be used for software debug checks.

Forced Interrupt Generation register 1 (For Qi and PMA)

| Register Name | Address | Bit[7:0] | Initial value | R/W |
| :---: | :---: | :---: | :---: | :---: |
| INTFORCE1 | 0x1E | [7:6] Reserved <br> [5] INT_FORCE15 <br> $0 \times 0$ : no flag $0 \times 1$ : force interrupt flag <br> [4:2] Reserved <br> [1] INT_FORCE11 <br> $0 \times 0$ : no flag $0 \times 1$ : force interrupt flag <br> [0] INT_FORCE10 <br> $0 \times 0$ : no flag $0 \times 1$ : force interrupt flag | 0x00 | R/W |

Please set an initial value into Reserved bits.

Forced Interrupt Generation register 2 (For Qi and PMA)

| INTFORCE2 | $0 \times 1 \mathrm{~F}$ | $[7: 2]$ Reserved <br> $[1]$ INT_FORCE21 <br> $0 \times 0:$ no flag 0x1: force interrupt flag <br> $[0]$ INT_FORCE20 <br> $0 \times 0:$ no flag 0x1 : force interrupt flag | $0 \times 00$ | R/W |
| :--- | :--- | :--- | :--- | :--- |

[^1]17. Received Power monitor register

This register is the value of Received Power Packet to TX or the value of the Received Power calculated internally by the BD57015GWL.

Received power monitor register (Only for Qi)

| Register <br> Name | Address | Bit[7:0] | Initial <br> value | R/W |
| :---: | :---: | :---: | :---: | :---: |
| RP16VAL_B0 | $0 \times 16$ | $[7: 0]$ RP_VAL[15:8] <br> Received Power Value (Upper 8bits) | $0 \times 00$ | R |
| RP16VAL_B1 | $0 \times 17$ | $[7: 0]$ RP_VAL[7:0] <br> Received Power Value (Lower 8bits) | $0 \times 00$ | R |

During the Qi BPP mode, only 0x16 is used as Received Power Packet.
18. Charge Frequency monitor register

It can monitor the Carrier Frequency from TX. However it may not correctly report the Carrier Frequency when the rectified voltage waveform is disturbed.

Calculation Method :
RP FREQ $=8192 \div(($ Received Frequency value $) \div 64)[\mathrm{kHz}]$
(Calculate Received Frequency Value using Decimal number.)
Charge Frequency Monitor register (Only for Qi)

| Register <br> Name | Address | Bit[7:0] | Initial <br> value | $\mathrm{R} / \mathrm{W}$ |
| :---: | :---: | :---: | :---: | :---: |
| RPFREQ_B0 | $0 \times 18$ | $\left[\begin{array}{l}{[7: 5] \text { Reserved }} \\ \text { [4:] RP_FREQ[12:8] } \\ \text { Received Frequency Value (Upper 5bits) }\end{array}\right.$ <br> RPFREQ_B1 $0 \times 19$ | $[7: 0]$ RP_FREQ[7:0] <br> Received Frequency Value (Lower 8bits) | R |

Reserved reads "0"
19. Control Error Packet monitor register

In Qi mode, the received power can be controlled by sending the Control Error Packet (CE) from RX to TX. The value of the CE sent by $R X$ is reported in this register.

CE Monitor register (Only for Qi)

| Register <br> Name | Address | Bit[7:0] | Initial <br> value | R/W |
| :---: | :---: | :---: | :---: | :---: |
| CE_VAL | $0 \times 1 A$ | [7:0] CE_VAL[7:0] <br> Control Error Packet Value | $0 \times 00$ | R |

20. Signal Strength Packet monitor register

In Qi mode, the RX sends the Signal Strength packet to TX during start-up. This register can report the value by the RX. SS Monitor register (Only for Qi)

| Register <br> Name | Address | Bit[7:0] | Initial <br> value | R/W |
| :---: | :---: | :---: | :---: | :---: |
| SS_VAL | $0 \times 1 B$ | $[7: 0]$ SS_VAL[7:0] <br> Signal Strength Packet Value | $0 \times 00$ | R |

21. GPIO

BD57015GWL is equipped with 3 GPIO pins. These are bidirectional and can be used either to monitor input or to output data. It is necessary to set the output mode in the GPIO I/O switching register before use.
21.1 GPIO Input register

This register reports the input condition of GPIO. If the read value is 1 , the input condition of each pin is high. If it is 0 , the input condition is Low.

GPIO Input register (For Qi and PMA)

| Register <br> Name | Address | Bit[7:0] | nitial <br> value | R/W |
| :---: | :---: | :--- | :---: | :---: |
| GPODIN | $0 \times 70$ | [7:3] Reserved <br> [2] GPIO3_DAT_IN <br> GPIO3 pin input condition <br> [1] GPIO2_DAT_IN <br> GPIO2 pin input condition <br> [0] GPIO1_DAT_IN <br> GPIO1 pin input condition | XX | R |

Reserved bits read " 0 "
21.2 GPIO Output Register

This register sets the output condition of GPIO. When setting 1 , the output of GPIO is H , and when setting 0 , the output is L .

GPIO Output register (For Qi and PMA)

| Register Name | Address | Bit[7:0] | Initial value | R/W |
| :---: | :---: | :---: | :---: | :---: |
| GPODOUT | $0 \times 71$ | [7:3] Reserved <br> [2] GPIO3_DAT_OUT <br> GPIO3 pin Output value setting <br> 0x0 : output L <br> $0 \times 1$ : output H <br> [1] GPIO2_DAT_OUT <br> GPIO2 pin Output value setting <br> 0x0 : output L <br> $0 \times 1$ : output H <br> [0] GPIO1_DAT_OUT <br> GPIO1 pin Output value setting <br> $0 \times 0$ : output L <br> 0x1 : output H | $0 \times 00$ | R/W |

Please set an initial value into Reserved bits.

### 21.3 GPIO I/O switching register

It can set the pin direction of GPIO. When setting 1 , it will be in output mode, and when setting 0 , it will be in the input mode. By default all GPIO are inputs.

GPIO I/O switching register (For Qi and PMA)

| Register Name | Address | Bit[7:0] | Initial Value | R/W |
| :---: | :---: | :---: | :---: | :---: |
| GPODIR | $0 \times 72$ | [7:3] Reserved <br> [2] GPIO3_DIR <br> GPIO3 pin Input / Output setting <br> 0x0 : input mode <br> $0 \times 1$ : output mode <br> [1] GPIO2_DIR <br> GPIO2 pin Input / Output setting <br> $0 \times 0$ : input mode $0 \times 1$ : output mode <br> [0] GPIO1_DIR <br> GPIO1 pin Input / Output setting <br> $0 \times 0$ : input mode $0 \times 1$ : output mode | 0x00 | R/W |

[^2]21.4 GPIO Pull Up/Down Resistance Control Register

This register controls whether the Pull up or Pull down resistances on the GPIO pins are connected or disconnected internally. When setting 1 , it will connect the pull up or pull down resistance and when setting 0 , it will disconnect pull up or pull down resistance.

GPIO Pull Up/Down Resistance Control register (For Qi and PMA)

| Register Name | Address | Bit[7:0] | Initial value | R/W |
| :---: | :---: | :---: | :---: | :---: |
| GPOPUL | $0 \times 73$ | [7] Reserved | 0x70 | R/W |
|  |  | $\begin{aligned} & \text { [6] GPIO3_PD } \\ & \text { GPIO3 Pull down resistance setting } \end{aligned}$ |  |  |
|  |  | $0 \times 0$ : Disconnected $0 \times 1$ : Connected [5] GPIO2 PD |  |  |
|  |  | GPIO2 Pull down resistance setting |  |  |
|  |  | 0x0 : Disconnected 0x1: Connected |  |  |
|  |  | [4] GPIO1_PD |  |  |
|  |  | GPIO1 Pull down resistance setting |  |  |
|  |  | [3] Reserved |  |  |
|  |  | [2] GPIO3_PU |  |  |
|  |  | GPIO3 Pull up resistance setting |  |  |
|  |  | 0x0 : Disconnected 0x1: Connected |  |  |
|  |  | [1] GPIO2_PU |  |  |
|  |  | GPIO2 Pull up resistance setting |  |  |
|  |  | 0x0: Disconnected 0x1: Connected |  |  |
|  |  | [0] GPIO1_PU |  |  |
|  |  | GPIO1 Pull up resistance setting |  |  |
|  |  | $0 \times 0$ : Disconnected 0x1: Connected |  |  |

Please set an initial value into Reserved bits.

### 21.5 GPIO Function Selection register

This register sets the function of the GPIO. Always set 0 for normal use.
GPIO Function Selection register (For Qi and PMA)

| Register Name | Address | Bit[7:0] | Initial value | R/W |
| :---: | :---: | :---: | :---: | :---: |
| GPOFUNC | 0x74 | [7:3] Reserved <br> [2] GPIO3_FUNC_SEL <br> GPIO3 pin function setting <br> $0 \times 0$ : output the value set with GPIO Output register( $0 \times 71$ ) <br> $0 \times 1$ : output the internal monitor signal set with GPIO3 <br> Internal Signal Monitor Selection register(0x77) <br> [1] GPIO2_FUNC_SEL <br> GPIO2 pin function setting <br> $0 \times 0$ : output the value set with GPIO Output register $(0 \times 71)$ <br> $0 \times 1$ : output the internal monitor signal set with GPIO2 Internal Signal Monitor Selection register(0x76) <br> [0] GPIO1_FUNC_SEL <br> GPIO1 pin function setting <br> $0 \times 0$ : output the value set with GPIO Output register $(0 \times 71)$ <br> $0 \times 1$ : output the internal monitor signal set with GPIO1 Internal Signal Monitor Selection register(0x75) | 0x00 | R/W |

Please set an initial value into Reserved bits.
21.6 GPIO Internal Signal Monitor Selection Register

Always set to 0 for normal use.
GPIO1 Internal Signal Monitor Selection register (For Qi and PMA)

| Register <br> Name | Address | $\operatorname{Bit[7:0]}$ | Initial <br> value | R/W |
| :---: | :---: | :---: | :---: | :---: |
| GPOSEL1 | $0 \times 75$ | $[7: 6]$ Reserved <br> $[5: 0]$ GPIO1_DAT_SEL <br> GPIO1 Internal monitor selection | $0 \times 00$ | R/W |

Please set an initial value into Reserved bits.
GPIO2 Internal Signal Monitor Selection register (For Qi and PMA)

| Register <br> Name | Address | Bit[7:0] | Initial <br> value | R/W |
| :---: | :---: | :---: | :---: | :---: |
| GPOSEL2 | $0 \times 76$ | $[7: 6]$ Reserved <br> [5:0] GPIO2_DAT_SEL <br> GPIO2 Internal_monitor selection | $0 \times 00$ | R/W |

Please set an initial value into Reserved bits.
GPIO3 Internal Signal Monitor Selection register (For Qi and PMA)

| Register <br> Name | Address | $\operatorname{Bit[7:0]}$ | Initial <br> value | R/W |
| :---: | :---: | :---: | :---: | :---: |
| GPOSEL3 | $0 \times 77$ | $[7: 6]$ Reserved <br> [5:0] GPIO3_DAT_SEL <br> GPIO3 Internal_monitor selection | $0 \times 00$ | R/W |

Please set an initial value into Reserved bits.
22. REVISION Register

It contains the chip revision and the vendor ID of LSI. These bits are hardwired.
REVISION register (For Qi and PMA)

| Register <br> Name | Address | Bit[7:0] | Initial <br> value | R/W |
| :---: | :---: | :---: | :---: | :---: |
| CHIP_ID | $0 \times 00$ | $[7: 4]$ CHIP_NO[3:0] <br> Vendor ID <br> [3:0] REV[3:0] <br> Chip Revision | $0 \times 18$ | R |

23. Qi ID register

It contains the Manufacture Code and compliant version / device ID used in the Qi mode.
Qi Major version \& Minor Version register (Only for Qi)

| Register <br> Name | Address | Bit[7:0] | Initial <br> value | R/W |
| :---: | :---: | :---: | :---: | :---: |
| RX_ID_B0 | $0 \times A 0$ | [7:4] MAJOR_VER[3:0] <br> Based on the Major Version of the Qi standard <br> [3:0] MINOR_VER[3:0] <br> Based on the Minor Version of the Qi standard | $0 \times 12$ | R |

Qi Manufacture Code Register (Only for Qi)

| Register <br> Name | Address | Bit[7:0] | Initial <br> value | R/W |
| :---: | :---: | :---: | :---: | :---: |
| RX_ID_B1 | $0 x A 1$ | [7:0] MNFCT_CODE[15:8] <br> Manufacture Code (Identification packet B1) | $0 \times 00$ | R/W |
| RX_ID_B2 | $0 x A 2$ | [7:0] MNFCT_CODE[7:0] <br> Manufacture Code (Identification packet B2) | $0 \times 27$ | R/W |

The code of $0 \times 0027$ is the Manufacture Code assigned to ROHM by WPC.
Please do not set the code other than $0 \times 0027$.
Qi Device ID Register (Only for Qi)

| Register <br> Name | Address | Bit[7:0] | Initial <br> value | R/W |
| :---: | :---: | :---: | :---: | :---: |
| RX_ID_B3 | $0 x A 3$ | $[7]$ Reserved <br> [6:0] DEVICE_ID[30:24] <br> Device ID[30:24] (Identification packet B3) | XX | $\mathrm{R} / \mathrm{W}$ |
| RX_ID_B4 | $0 x A 4$ | $[7: 0]$ DEVICE_ID[23:16] <br> Device ID[23:16] (Identification packet B4) | XX | R |
| RX_ID_B5 | $0 x A 5$ | [7:0] DEVICE_ID[15:8] <br> Device ID[15:8] (Identification packet B5) | XX | R |
| RX_ID_B6 | $0 x A 6$ | [7:0] DEVICE_ID[7:0] <br> Device ID[7:0] (Identification packet B6) | XX | R |

Please set " 0 " to Reserved bits.
24. PMA ID register

It contains the OUI and RX Serial Number specified by IEEE and used in PMA standard. The PMA Manufacture Code register and the PMA RX Model Number register will be enabled by setting bit0 of PMA ID Write Enable setting register to 1. In that case, the written value will be used as PMA ID.

PMA Manufacture Code register (Only for PMA)

| Register <br> Name | Address | Bit[7:0] | Initial <br> value | R/W |
| :---: | :---: | :---: | :---: | :---: |
| MAC_ID_3 | $0 \times 80$ | $[7: 0]$ MAC_EXT_ID[23:16] <br> Serial Number[23:16] | XX | R/W |
| MAC_ID_2 | $0 \times 81$ | [7:0] MAC_EXT_ID[15:8] <br> Serial Number[15:8] | XX | R/W |
| MAC_ID_1 | $0 \times 82$ | $[7: 0]$ MAC_EXT_ID[7:0] <br> Serial Number [7:0] | XX | R/W |

PMA RX Model Number register (Only for PMA)

| Register <br> Name | Address | Bit[7:0] | Initial <br> value | R/W |
| :---: | :---: | :---: | :---: | :---: |
| MAC_OUI_3 | $0 \times 83$ | $[7: 0]$ MAC_OUI[23:16] <br> OUI [23:16] | XX | R/W |
| MAC_OUI_2 | $0 \times 84$ | $[7: 0]$ MAC_OUI[15:8] <br> OUI [15:8] | XX | R/W |
| MAC_OUI_1 | $0 \times 85$ | $[7: 0]$ MAC_OUI[7:0] <br> OUI [7:0] | XX | R/W |

PMA ID Write Enable setting register (Only for PMA)

| Register <br> Name | Address | Bit[7:0] | Initial <br> value | R/W |
| :---: | :---: | :---: | :---: | :---: |
| MAC_OUI_ID | $0 \times 8 \mathrm{~F}$ | [7:1] Reserved <br> [0] MAC_OUI_EN <br> Enable the_register value of 0x80 to 0x85. <br> $0 \times 0:$ Disable $\quad 0 \times 01:$ Enable | $0 \times 08$ | R/W |

Please set an initial value into Reserved bits.
25. QI CONFIG register

The parameter of FSK defined in Qi spec can be configured with the register below.
Qi CONFIG register (Only for Qi)

| Register Name | Address | Bit[7:0] | Initial value | R/W |
| :---: | :---: | :---: | :---: | :---: |
| RX_CONF_B4 | $0 x A B$ | [7:5] Reserved <br> [4] NEG <br> Request for proceeding to the Negotiation phase <br> 0x0: No request <br> $0 \times 1$ : Request sent <br> [3] FSK POL <br> Polarity of FSK of Tx <br> $0 \times 0$ : positive (frequency modulation to higher frequency) <br> $0 \times 1$ : negative (frequency modulation to lower frequency) <br> [2] Reserved <br> [1:0] FSK_DEPTH <br> Modulation depth of FSK of Tx <br> $0 \times 0$ : Minimum depth <br> $0 \times 3$ : Maximum depth | BPP mode 0x00 EPP Mode $0 \times 1 \mathrm{~B}$ | R/W |

Please set an initial value into Reserved bits.
Initial value is selected automatically according to the mode set with Qi Power Mode setting register(0x0E:EPP_MODE).

## 26. Command Interface

26.1 Command Interface

The BD57015GWL uses $I^{2} \mathrm{C}$ bus method to communicate with host CPU. Most registers of the BD57015GWL can be written in or read out. BD57015GWL has Slave Address of 0x44(7bit). A Select Address is necessary after a Slave Address for read or write action. The format of the $I^{2} \mathrm{C}$ bus method slave mode is shown below.


## S: Start Condition

Slave Address: Send a total of 8 bit data, put bit of the read mode (H") or write mode (L") after the slave address (7bit) that was set in the ADDR. (MSB first)
A: Add acknowledge bit in each byte in the acknowledged data sent/received.
If the data was sent/received correctly, this acknowledge bit will be "L".
If "H" was sent/received, it means that it didn't acknowledge the data.
Select Address: Use 1 byte to select the register address in BD57015GWL (MSB first)
Data: Byte data, Data sent/received (MSB first)
P: Stop Condition


Figure 14. Command Interface


Figure 15. Repeated Start Condition

### 26.2 Data Format

Write format


Figure 16. Write Data Format

Read format (In case of reading from the Select Address for 0x00)


Non acknowledge from master device

Figure 17. Read Data Format

Read Data from specified Select Address


Figure 18. Read Data from specified Select Address (1)


Figure 19. Read Data from specified Select Address (2)
26.3 Control Signal Specification

Electric Specification/ Timing of bus line or I/O stage


Figure 20 Timing Chart

Table 8-1. SDA/SCL bus line feature (unless otherwise specified $\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{VCC}=3.0 \mathrm{~V}$ )

| Parameter |  | Symbol | High Speed Mode |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max |  |
| 1 | SCL Clock Frequency |  | $\mathrm{f}_{\mathrm{SCL}}$ | 0 | 400 | kHz |
| 2 | Bus free time between "Stop" condition and "Start" condition | $\mathrm{t}_{\text {buF }}$ | 1.3 | - | $\mu \mathrm{s}$ |
| 3 | Hold Time (Re-transmit) "Start" condition. After this period, The first clock pulse is being generated. | $\mathrm{th}_{\text {hista }}$ | 0.6 | - | $\mu \mathrm{s}$ |
| 4 | LOW condition holding time of SCL clock | tow | 1.3 | - | $\mu \mathrm{s}$ |
| 5 | HIGH condition holding time of SCL clock | $\mathrm{t}_{\text {HIGH }}$ | 0.6 | - | $\mu \mathrm{s}$ |
| 6 | Set-up time of Re-transmit "Start" condition | $\mathrm{t}_{\text {SUSTA }}$ | 0.6 | - | $\mu \mathrm{s}$ |
| 7 | Data hold time | $\mathrm{t}_{\text {hdoat }}$ | $0^{\text {(NOTE 1) }}$ | - | $\mu \mathrm{s}$ |
| 8 | Data set-up time | $\mathrm{t}_{\text {SUDAT }}$ | 100 | - | ns |
| 9 | Start-up time of SDA/SCL signal | $\mathrm{t}_{\mathrm{R}}$ | $20+0.1 \mathrm{Cb}$ | 300 | ns |
| 10 | Fall time of SDA/SCL signal | $\mathrm{t}_{\mathrm{F}}$ | $20+0.1 \mathrm{Cb}$ | 300 | ns |
| 11 | Set-up time of "stop" condition | tsusto | 0.6 | - | $\mu \mathrm{s}$ |
| 12 | Load Capacity of each bus line | Cb | - | 400 | pF |

All the values written above are values that correspond to $\mathrm{V}_{\text {IH min }} / \mathrm{V}_{\text {IL max }}$ level.
(NOTE 1) The transmitter internally provides the hold time in Minimum 300ns (in the $\mathrm{V}_{\mathbb{I H} \text { min of } S C L \text { signal }}$ ) for the SDA signal in order to exceed the unfixed area terminal when SCL stops

## 27. Register Map

| Name | Addr | bit7 | bit6 | bit5 | bit4 | bit3 | bit2 | bit1 | bit0 | Init | R/W |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CHIP_ID | 00 | $\underset{\bar{j}}{ }{ }^{\text {CHIP_NO[3 }}$ | $\underset{\overline{\mathrm{j}}}{ } \mathrm{CHIP}^{2} \mathrm{NO}[2$ | ${ }^{\text {CHIP_NO[1 }}$ |  | REV[3] | REV[2] | REV[1] | REV[0] | 18 | R |
| FOD1_SET | 01 | $\begin{gathered} \text { FOD1_REG } \\ \text { EN } \end{gathered}$ | $\begin{gathered} \hline \text { FOD1_POL } \\ \text { ARITY } \\ \hline \end{gathered}$ | Reserved | FOD1[4] | FOD1[3] | FOD1[2] | FOD1[1] | FOD1[0] | 00 | R/W |
| $\underset{\mathrm{E}}{\mathrm{FOD} 1 \text { STAT }}$ | 02 | $\begin{aligned} & \text { FOD1_SHO } \\ & \text { RT_DET } \end{aligned}$ | $\begin{gathered} \text { FOD1_ADC } \\ \text { _VAL[ } 3] \end{gathered}$ | $\begin{gathered} \text { FOD1_ADC } \\ \text { _VAL[2] } \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { FOD1_ADC } \\ \text { _VAL[1] } \\ \hline \end{gathered}$ | $\begin{gathered} \text { FOD1_ADC } \\ \text { _VAL[ }[0] \end{gathered}$ | $\begin{gathered} \hline \text { FOD1_OPE } \\ \text { N_DET } \\ \hline \end{gathered}$ | Reserved |  | 00 | R |
| FOD2_SET | 03 | $\begin{gathered} \hline \text { FOD2_REG } \\ \text { EN } \\ \hline \end{gathered}$ | Reserved | FOD2[5] | FOD2[4] | FOD2[3] | FOD2[2] | FOD2[1] | FOD2[0] | 07 | R/W |
| $\underset{E}{\text { FOD2_STAT }}$ | 04 | $\begin{gathered} \hline \text { FOD2_SHO } \\ \text { RT_DET } \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { FOD2_ADC } \\ \text { VAL[ } 3] \end{gathered}$ | $\begin{gathered} \hline \text { FOD2_ADC } \\ \text { VAL[2] } \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { FOD2_ADC } \\ \text { _VAL[1] } \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { FOD2_ADC } \\ \text { VAL[ }[0] \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { FOD2_OPE } \\ \text { N_DET } \\ \hline \end{gathered}$ | Reserved |  | 00 | R |
| FOD3_H | 05 | FOD3_H[7] | FOD3_H[6] | FOD3_H[5] | FOD3_H[4] | FOD3_H[3] | FOD3_H[2] | FOD3_H[1] | FOD3_H[0] | 25 | R/W |
| FOD3_L | 06 | FOD3_L[7] | FOD3_L[6] | FOD3_L[5] | FOD3_L[4] | FOD3_L[3] | FOD3_L[2] | FOD3_L[1] | FOD3_L[0] | 55 | R/W |
| RCOIL_SET | 07 | Reserved |  |  |  | RCOIL[3] | RCOIL[2] | RCOIL[1] | RCOIL[0] | 05 | R/W |
| $\begin{gathered} \hline \text { OUTSET_SE } \\ T \end{gathered}$ | 08 | $\begin{gathered} \hline \text { OUTSET_R } \\ \text { EG_EN } \end{gathered}$ | Reserved |  |  |  | OUTSET[2] | OUTSET[1] | OUTSET[0] | 01 | R/W |
| $\begin{gathered} \hline \text { OUTSET_ST } \\ \text { ATE } \end{gathered}$ | 09 | $\begin{aligned} & \text { OUTSET_S } \\ & \text { HORT_DET } \end{aligned}$ | $\begin{aligned} & \hline \text { OUTSET_A } \\ & \text { DC_VAL[2] } \end{aligned}$ | OUTSET_A DC_VAL[1] | $\begin{aligned} & \text { OUTSET_A } \\ & \text { DC_VAL[ } 0] \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline \text { OUTSET_O } \\ & \text { PEN_DET } \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline \text { OUTSET_O } \\ & \text { UTPUT[2] } \end{aligned}$ | $\begin{aligned} & \hline \text { OUTSET_O } \\ & \text { UTPUT[1] } \end{aligned}$ | $\begin{aligned} & \hline \text { OUTSET_O } \\ & \text { UTPUT[00] } \end{aligned}$ | 00 | R |
| ILIM_SET | 0A | $\begin{gathered} \text { ILIM_REG_ } \\ \text { EN } \end{gathered}$ | Reserved | $\begin{gathered} \text { ILIM SET } \\ \text { VAL[5] } \\ \hline \end{gathered}$ | $\begin{gathered} \text { ILIMSET } \\ \text { VAL[4] } \end{gathered}$ | $\begin{gathered} \text { ILIMSET- } \\ \text { VAL[3] } \end{gathered}$ | $\begin{gathered} \mathrm{ILIM}_{\mathrm{LET}} \mathrm{SET} \\ \mathrm{VAL}[2] \end{gathered}$ | $\begin{gathered} \text { ILIM_SET } \\ \text { VAL[1] } \end{gathered}$ | $\begin{gathered} \text { ILIM_SET_ } \\ \text { VAL[ } 0] \\ \hline \end{gathered}$ | OF | R/W |
| ILIM_STATE | OB | $\begin{gathered} \text { ILIM_SHOR } \\ \text { T_DET } \end{gathered}$ | $\begin{gathered} \hline \text { ILIM_ADC_ } \\ \text { VAL[2] } \end{gathered}$ | $\begin{gathered} \text { ILIM_ADC- } \\ \text { VAL[1] } \end{gathered}$ | $\begin{gathered} \text { ILIM_ADC- } \\ \text { VAL[0] } \end{gathered}$ | $\begin{gathered} \text { ILIM_OPEN } \\ \text { _DET } \\ \hline \end{gathered}$ | Reserved |  |  | 00 | R |
| NTC_SET | OC | Reserved | NTC_EN | Reserved |  | NTC_TH[3] | NTC_TH[2] | NTC_TH[1] | NTC_TH[0] | 44 | R/W |
| NTC_STATE | OD | Reserved |  |  |  |  |  |  | $\begin{gathered} \text { ABNORMA } \\ \text { LTHRM } \\ \text { DET } \\ \hline \end{gathered}$ | 00 | R |
| EPP_MODE | OE | $\begin{aligned} & \text { EPP_MOD } \\ & \text { E_SET[7] } \end{aligned}$ | $\begin{gathered} \text { EPP_MOD } \\ \text { E_SET[6] } \\ \hline \end{gathered}$ | $\begin{gathered} \text { EPP_MOD } \\ \text { E_SET[5] } \\ \hline \end{gathered}$ | $\begin{gathered} \text { EPP_MOD } \\ \text { E_SET[4] } \\ \hline \end{gathered}$ | $\begin{gathered} \text { EPP_MOD } \\ \text { E_SET[3] } \\ \hline \end{gathered}$ | $\begin{gathered} \text { EPP_MOD } \\ \text { E_SET[2] } \\ \hline \end{gathered}$ | $\begin{gathered} \text { EPP_MOD } \\ \text { E_SET[1] } \\ \hline \end{gathered}$ | $\begin{aligned} & \text { EPP_MOD } \\ & \text { E_SET[0] } \\ & \hline \end{aligned}$ | 10 | R/W |
| MONI_MODE | OF | Reserved |  |  |  |  |  |  | EPP_MOD | 00 | R |
| INTEN1 | 10 | Reserved |  | $\begin{aligned} & \text { INT_EN_P } \\ & \text { MA_EOC } \end{aligned}$ | Reserved |  |  | $\begin{gathered} \text { INT_EN_E } \\ \text { PT_DET } \end{gathered}$ | $\begin{aligned} & \text { INT_EN_C } \\ & \text { HG_START } \\ & \text { _DET } \end{aligned}$ | 00 | R/W |
| INTEN2 | 11 | Reserved |  |  |  |  |  | $\begin{aligned} & \text { INT_EN_E } \\ & \text { RR_POSS } \\ & \text { ET_CLR } \end{aligned}$ | $\begin{aligned} & \text { INT-EN_E } \\ & \text { RR_POSSS } \\ & \text { ET } \end{aligned}$ | 00 | R/W |
| INTSTAT1 | 12 | Reserved |  | $\begin{aligned} & \text { INT_PMA_ } \\ & \text { EOC } \end{aligned}$ | Reserved |  |  | $\underset{\text { ET }}{\text { INT_D }}$ | $\begin{aligned} & \text { INT_CHG } \\ & \text { START_DE } \\ & \text { T } \end{aligned}$ | 00 | R |
| INTSTAT2 | 13 | Reserved |  |  |  |  |  | $\begin{aligned} & \text { INT_ERR_} \\ & \text { POSSET_C } \\ & \text { LR } \end{aligned}$ | $\begin{aligned} & \text { INT_ERR_ } \\ & \text { POSSET } \end{aligned}$ | 00 | R |
| INTCLR1 | 14 | Reserved |  | $\begin{aligned} & \text { INT_CLR_P } \\ & \text { MA__EOC } \end{aligned}$ | Reserved |  |  | $\begin{gathered} \text { INT_CLR_E } \\ \text { PT_DET } \end{gathered}$ | $\begin{aligned} & \text { INT_CLR } \\ & \text { CHG_STAR } \\ & \text { T_DET } \end{aligned}$ | 00 | R/W |
| INTCLR2 | 15 | Reserved |  |  |  |  |  | $\begin{gathered} \text { INT_CLR_E } \\ \text { RR_POSS } \\ \text { ET_CLR } \\ \hline \end{gathered}$ | $\begin{gathered} \text { INT_CLR_E } \\ \text { RR_POSS } \\ \text { ET } \end{gathered}$ | 00 | R/W |
| RP16VAL_B0 | 16 | $\begin{gathered} \text { RP_VAL[15 } \\ \hline \end{gathered}$ | $\begin{gathered} \text { RP_VAL[14 } \\ \hline \end{gathered}$ | RP_VAL[13] | $\begin{gathered} \text { RP_VAL[12 } \\ \hline \end{gathered}$ | RP_VAL[11] | RP_VAL[10] | RP_VAL[9] | RP_VAL[8] | 00 | R |
| RP16VAL_B1 | 17 | RP_VAL[7] | RP_VAL[6] | RP_VAL[5] | RP_VAL[4] | RP_VAL[3] | RP_VAL[2] | RP_VAL[1] | RP_VAL[0] | 00 | R |
| RPFREQ_B0 | 18 | Reserved |  |  | $\begin{gathered} \mathrm{RP}_{- \text {FREQ }}^{[12]} \end{gathered}$ | $\begin{gathered} \mathrm{RP}_{[11]}^{[\mathrm{FREQ}} \\ \hline \end{gathered}$ | $\begin{gathered} \text { RP_FREQ }_{[10]} \\ \hline \end{gathered}$ | $\begin{gathered} \text { RP_FREQ[ } \\ \text { 9] } \end{gathered}$ | $\begin{gathered} \text { RP_FREQ[ } \\ { }_{8]} \end{gathered}$ | 00 | R |
| RPFREQ_B1 | 19 | $\begin{gathered} \text { RP_FREQ[ } \\ \hline \end{gathered}$ | $\begin{gathered} \text { RP_FREQ[ } \\ 6] \\ \hline \end{gathered}$ | $\begin{gathered} \text { RP_FREQ[ } \\ \hline \end{gathered}$ | $\begin{gathered} \text { RP_FREQ[ } \\ \hline 4] \end{gathered}$ | $\begin{gathered} \text { RP_FREQ[ } \\ \hline 3] \end{gathered}$ | $\begin{gathered} \text { RP_FREQ[ } \\ \text { 2] } \end{gathered}$ | $\begin{gathered} \text { RP_FREQ[ } \\ \text { 1] } \\ \hline \end{gathered}$ | $\begin{gathered} \text { RP_FREQ[ } \\ \hline 0] \end{gathered}$ | 00 | R |
| CE_VAL | 1A | CE_VAL[7] | CE_VAL[6] | CE_VAL[5] | CE_VAL[4] | CE_VAL[3] | CE_VAL[2] | CE_VAL[1] | CE_VAL[0] | 00 | R |
| SS_VAL | 1B | SS_VAL[7] | SS_VAL[6] | SS_VAL[5] | SS_VAL[4] | SS_VAL[3] | SS_VAL[2] | SS_VAL[1] | SS_VAL[0] | 00 | R |
| EPT_CODE | 1C | $\begin{gathered} \text { EPT_CODE } \\ {[7]} \\ \hline \end{gathered}$ | $\underset{[6]}{\text { EPT_CODE }}$ | $\underset{\text { EPT }}{\text { EPD }}$ | $\underset{\text { EPT_CODE }}{ }$ | $\underset{\text { EPT_CODE }}{\text { [3] }}$ | $\begin{gathered} \text { EPT_CODE } \\ {[2]} \\ \hline \end{gathered}$ | $\begin{gathered} \text { EPT_CODE } \\ \hline \end{gathered}$ | $\begin{gathered} \text { EPT_CODE } \\ {[0]} \end{gathered}$ | FF | R |
| EOC_WR | 1D | $\begin{gathered} \text { EOC_COD } \\ E[7] \end{gathered}$ | $\begin{gathered} \text { EOC } \\ \operatorname{CODE}[6] \end{gathered}$ | $\begin{gathered} \mathrm{EOC} \\ \mathrm{CODE}[5] \end{gathered}$ | $\begin{gathered} \text { EOC_COD } \\ \text { E[4] } \\ \hline \end{gathered}$ | $\begin{gathered} \text { EOC_COD } \\ \text { E[3] } \\ \hline \end{gathered}$ | $\begin{gathered} \text { EOC_COD } \\ \text { E[2] } \\ \hline \end{gathered}$ | $\begin{gathered} \text { EOC_COD } \\ \text { E[1] } \\ \hline \end{gathered}$ | $\begin{gathered} \text { EOC_COD } \\ \text { E[0] } \\ \hline \end{gathered}$ | 00 | R |
| $\begin{gathered} \text { INT_FORCE } \\ 1 \end{gathered}$ | 1E | Reserved |  | $\begin{gathered} \text { INT } \\ \text { FORCE15 } \\ \hline \end{gathered}$ | Reserved |  |  | $\begin{aligned} & \text { INT }^{\prime} \\ & \text { FORCE11 } \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { INT } \\ & \text { FORCE10 } \\ & \hline \end{aligned}$ | 00 | R/W |
| $\begin{gathered} \hline \text { INT_FORCE } \\ 2 \end{gathered}$ | 1F | Reserved |  |  |  |  |  | $\begin{gathered} \text { INT }^{\prime} \\ \text { FORCE21 } \\ \hline \end{gathered}$ | $\begin{gathered} \text { INT }_{-} \\ \text {FORCE20 } \end{gathered}$ | 00 | R/W |

Do not use "Reserved". When it is necessary to access Reserved bits, please write in an initial value by all means.

| Name | Addr | bit7 | bit6 | bit5 | bit4 | bit3 | bit2 | bit1 | bit0 | Init | R/W |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 20 | Reserved |  |  |  |  |  |  |  | 00 | - |
| $\underset{\text { EN }}{\substack{\text { ALIGN_DET_ }}}$ | 21 | Reserved |  |  |  |  |  |  | $\begin{aligned} & \text { ALIGN_DE } \\ & \text { T_EN_WAK } \\ & \text { EUP } \\ & \hline \end{aligned}$ | 00 | R/W |
|  | 22 | Reserved |  |  |  |  |  |  |  | 00 | - |
|  | 23 | Reserved |  |  |  |  |  |  |  | 70 | - |
| $\begin{gathered} \hline \text { POS_GAP_L } \\ \text { V_SET }^{\prime} \end{gathered}$ | 24 | Reserved |  |  |  | $\begin{aligned} & \hline \text { POS_GAP- } \\ & \text { LV_SET[3] } \end{aligned}$ | $\begin{aligned} & \hline \text { POS_GAP- } \\ & \text { LV_SET[2] } \end{aligned}$ | $\begin{aligned} & \hline \text { POS_GAP } \\ & \text { LV_SET[1] } \end{aligned}$ | $\begin{aligned} & \text { POS_GAP- } \\ & \text { LV_SET[0] } \end{aligned}$ | 00 | R/W |
|  | 25 | Reserved |  |  |  |  |  |  |  | 00 | - |
|  | 26 | Reserved |  |  |  |  |  |  |  | 00 | - |
|  | 27 | Reserved |  |  |  |  |  |  |  | 00 | - |
|  | 28 | Reserved |  |  |  |  |  |  |  | 00 | - |
|  | 29 | Reserved |  |  |  |  |  |  |  | 00 | - |
|  | 2A | Reserved |  |  |  |  |  |  |  | 00 | - |
|  | 2B | Reserved |  |  |  |  |  |  |  | 00 | - |
|  | 2 C | Reserved |  |  |  |  |  |  |  | OA | - |
|  | 2D | Reserved |  |  |  |  |  |  |  | 02 | - |
|  | 2E | Reserved |  |  |  |  |  |  |  | 0A | - |
|  | 2F | Reserved |  |  |  |  |  |  |  | OA | - |
|  | 30 | Reserved |  |  |  |  |  |  |  | OA | - |
|  | 31 | Reserved |  |  |  |  |  |  |  | OA | - |
|  | 32 | Reserved |  |  |  |  |  |  |  | 00 | - |
|  | 33 | Reserved |  |  |  |  |  |  |  | 00 | - |
|  | 34 | Reserved |  |  |  |  |  |  |  | 00 | - |
|  | 35 | Reserved |  |  |  |  |  |  |  | 00 | - |
|  | 36 | Reserved |  |  |  |  |  |  |  | 04 | - |
| $\underset{\text { T_EN }_{\text {FON_S_PK }}^{\text {FOS }}}{ }$ | 37 | Reserved | $\begin{aligned} & \text { SEL_FOD_} \\ & \text { DATA_FUS } \\ & \text { E } \end{aligned}$ | Reserved |  |  |  |  | $\begin{gathered} \text { FOD_PCKT } \\ \text { _EN } \end{gathered}$ | 41 | R/W |
|  | 38 | Reserved |  |  |  |  |  |  |  | 22 | - |
|  | 39 | Reserved |  |  |  |  |  |  |  | 00 | - |
| $\begin{gathered} \text { FOD_S_PCK } \\ \text { T1_1 } \\ \hline \end{gathered}$ | 3A | $\begin{gathered} \text { FOD_PCKT } \\ \text { B1 }[7] \end{gathered}$ | $\begin{gathered} \text { FOD_PCKT } \\ \text { B1[6] } \end{gathered}$ | $\begin{gathered} \text { FOD_PCKT } \\ \text { B1[5] } \end{gathered}$ | $\begin{gathered} \text { FOD_PCKT } \\ \text { B1[4] } \end{gathered}$ | $\begin{gathered} \text { FOD_PCKT } \\ \text { B1[3] } \end{gathered}$ | $\begin{gathered} \text { FOD_PCKT } \\ \text { B1[2] } \end{gathered}$ | $\begin{gathered} \text { FOD_PCKT } \\ \text { B1[1] } \end{gathered}$ | $\begin{gathered} \text { FOD_PCKT } \\ \text { B1[0] } \end{gathered}$ | 00 | R/W |
|  | 3B | Reserved |  |  |  |  |  |  |  | 00 | - |
|  | 3 C | Reserved |  |  |  |  |  |  |  | 00 | - |
|  | 3D | Reserved |  |  |  |  |  |  |  | 00 | - |
|  | 3E | Reserved |  |  |  |  |  |  |  | 00 | - |
|  | 3 F | Reserved |  |  |  |  |  |  |  | 00 | - |
|  | 40 | Reserved |  |  |  |  |  |  |  | 00 | - |
| IDET_DUMP | 41 | $\begin{gathered} \hline \text { IDET_DUM } \\ \text { P_}[7]] \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { IDET_DUM } \\ \text { P_I }[6] \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { IDET_DUM } \\ \text { P_1[5] } \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { IDET_DUM } \\ \text { P_I[4] } \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { IDET_DUM } \\ \text { P_[ }[3] \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { IDET_DUM } \\ \text { P_[2] } \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { IDET_DUM } \\ \text { P_I[1] } \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { IDET_DUM } \\ \text { P_ }[0] \\ \hline \end{gathered}$ | C0 | R/W |
|  | 42 | Reserved |  |  |  |  |  |  |  | 00 | - |
|  | 43 | Reserved |  |  |  |  |  |  |  | 00 | - |
|  | 44 | Reserved |  |  |  |  |  |  |  | 80 | - |
|  | 45 | Reserved |  |  |  |  |  |  |  | 00 | - |
|  | 46 | Reserved |  |  |  |  |  |  |  | FF | - |
|  | 47 | Reserved |  |  |  |  |  |  |  | 03 | - |
|  | 48 | Reserved |  |  |  |  |  |  |  | 00 | - |
|  | 49 | Reserved |  |  |  |  |  |  |  | 01 | - |
|  | 4A | Reserved |  |  |  |  |  |  |  | 0 F | - |
|  | 4B | Reserved |  |  |  |  |  |  |  | 03 | - |
| IDET_STATE | 4 C | Reserved |  |  |  | $\begin{gathered} \hline \text { IDET_STAT } \\ \text { E[3] } \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { IDET_STAT } \\ \text { E[2] } \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { IDET_STAT } \\ \text { E[1] } \\ \hline \end{gathered}$ | $\begin{gathered} \text { IDET_STAT } \\ \text { E[0] } \\ \hline \end{gathered}$ | 01 | R |
|  | 4D | Reserved |  |  |  |  |  |  |  | 00 | - |
| DUMP_T | 4E | $\begin{gathered} \hline \mathrm{DUMP}_{[7]}{ }^{-1} \end{gathered}$ | $\begin{gathered} \hline \text { DUMP_T }_{[6]} \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { DUMP_T }^{[5]} \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { DUMP_T }^{[4]} \end{gathered}$ | $\begin{gathered} \hline \text { DUMP_T } \\ {[3]} \end{gathered}$ | $\begin{gathered} \hline \text { DUMP_T }_{[2]} \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { DUMP_T } \\ {[1]} \end{gathered}$ | $\begin{gathered} \hline \text { DUMP_T }^{[0]} \\ \hline \end{gathered}$ | 00 | R/W |
|  | 4 F | Reserved |  |  |  |  |  |  |  | 00 | - |

Do not use "Reserved". When it is necessary to access Reserved bits, please write in an initial value by all means.


Do not use "Reserved". When it is necessary to access Reserved bits, please write in an initial value by all means.

| Name | Addr | bit7 | bit6 | bit5 | bit4 | bit3 | bit2 | bit1 | bit0 | Init | R/W |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MAC_ID_3 | 80 | $\begin{gathered} \text { MAC_EXT_ } \\ \text { ID[23] } \\ \hline \end{gathered}$ | $\begin{gathered} \text { MAC_EXT_ } \\ \text { ID[22] } \\ \hline \end{gathered}$ | $\begin{gathered} \text { MAC_EXT_ } \\ \hline \mathrm{ID}[21]] \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { MAC_EXT_I } \\ D[20] \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { MAC_EXT_I } \\ \text { D[19] } \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { MAC_EXT_I } \\ \text { D[18] } \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { MAC_EXT_I } \\ \text { D[17] } \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { MAC_EXT_I } \\ \text { D[16] } \\ \hline \end{gathered}$ | XX | R/W |
| MAC_ID_2 | 81 | $\begin{gathered} \hline \text { MAC_EXT_ } \\ \text { ID[15] } \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { MAC_EXT_ } \\ \text { ID[14] } \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { MAC_EXT_ } \\ \text { ID[13] } \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { MAC_EXT_I } \\ \text { D[12] } \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { MAC_EXT_I } \\ \text { D[11] } \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { MAC_EXT_I } \\ \text { D[10] } \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { MAC_EXT_I } \\ \hline \text { D[9] } \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { MAC_EXT_I } \\ \text { D[8] } \\ \hline \end{gathered}$ | XX | R/W |
| MAC_ID_1 | 82 | $\begin{gathered} \hline \text { MAC_EXT_ } \\ \text { ID[7] } \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { MAC_EXT_ } \\ \text { ID[6] } \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { MAC_EXT_ } \\ \text { ID[5] } \\ \hline \end{gathered}$ | $\underset{\substack{\text { MAC_EXT_I } \\ \text { D[4] } \\ \hline}}{ }$ | $\begin{gathered} \text { MAC_EXT_I } \\ \mathrm{D}[3] \\ \hline \end{gathered}$ | $\frac{\text { MAC_EXT_I }}{\text { D[2] }}$ | $\begin{gathered} \hline \text { MAC_EXT_I } \\ \hline \text { D[1] } \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { MAC_EXT_I } \\ \text { D[0] } \\ \hline \end{gathered}$ | XX | R/W |
| MAC_OUI_3 | 83 | $\begin{gathered} \hline \text { MAC_OUI } \\ {[23]} \end{gathered}$ | $\begin{gathered} \hline \text { MAC_OUI } \\ {[22]} \end{gathered}$ | $\begin{gathered} \hline \text { MAC_OUI } \\ {[21]} \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { MAC_OUI } \\ {[20]} \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { MAC_OUI } \\ \text { [19] } \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { MAC_OUI } \\ {[18]} \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { MAC_OUI } \\ {[17]} \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { MAC_OUI } \\ {[16]} \\ \hline \end{gathered}$ | XX | R/W |
| MAC_OUI_2 | 84 | $\begin{gathered} \hline \text { MAC_OUI } \\ {[15]} \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { MAC_OUI } \\ {[14]} \end{gathered}$ | $\begin{gathered} \hline \text { MAC_OUI } \\ \text { [13] } \end{gathered}$ | $\begin{gathered} \hline \text { MAC_OUI } \\ \text { [12] } \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { MAC_OUI } \\ \text { [111] } \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { MAC_OUI } \\ \text { [10] } \\ \hline \end{gathered}$ | MAC_OUI[9] | MAC_OUI[8] | XX | R/W |
| MAC_OUI_1 | 85 | $\underset{-}{\text { MAC_OUI[7 }}$ | $\underset{-}{\text { MAC_OUI[6 }}$ |  | MAC_OUI[4] | MAC_OUI[3] | MAC_OUI[2] | MAC_OUI[1] | MAC_OUI[0] | XX | R/W |
| EOC_MASK | 86 | Reserved |  |  |  | $\begin{aligned} & \text { MASK } \\ & \text { NOLOAD } \\ & \hline \end{aligned}$ | MASK_FULL | Reserved |  | OC | RW |
|  | 87 | Reserved |  |  |  |  |  |  |  | 21 | - |
|  | 88 | Reserved |  |  |  |  |  |  |  | 00 | - |
|  | 89 | Reserved |  |  |  |  |  |  |  | 00 | - |
|  | 8A | Reserved |  |  |  |  |  |  |  | 00 | - |
|  | 8B | Reserved |  |  |  |  |  |  |  | 00 | - |
|  | 8C | Reserved |  |  |  |  |  |  |  | 6C | - |
| $\begin{gathered} \text { MODE_STAT } \\ U \bar{S} \\ \hline \end{gathered}$ | 8D | Reserved | $\begin{gathered} \text { PMA_MOD } \\ \hline \end{gathered}$ | QI_MODE | Reserved |  |  |  |  | 00 | R |
|  | 8E | Reserved |  |  |  |  |  |  |  | 00 | - |
| $\underset{\text { MAC_OUI_ID }}{\substack{\text { EN }}}$ | 8F | Reserved |  |  |  |  |  |  | $\underset{\mathrm{N}}{\mathrm{MAC} O U I \_E}$ | 08 | R/W |
|  | 90 | Reserved |  |  |  |  |  |  |  | xx | - |
|  | 91 | Reserved |  |  |  |  |  |  |  | 00 | - |
|  | 92 | Reserved |  |  |  |  |  |  |  | 00 | - |
|  | 93 | Reserved |  |  |  |  |  |  |  | 00 | - |
|  | 94 | Reserved |  |  |  |  |  |  |  | 00 | - |
|  | 95 | Reserved |  |  |  |  |  |  |  | xx | - |
|  | 96 | Reserved |  |  |  |  |  |  |  | xx | - |
|  | 97 | Reserved |  |  |  |  |  |  |  | 00 | - |
|  | 98 | Reserved |  |  |  |  |  |  |  | 00 | - |
|  | 99 | Reserved |  |  |  |  |  |  |  | 00 | - |
|  | 9A | Reserved |  |  |  |  |  |  |  | 00 | - |
|  | 9B | Reserved |  |  |  |  |  |  |  | 00 | - |
|  | 9 C | Reserved |  |  |  |  |  |  |  | xx | - |
|  | 9 D | Reserved |  |  |  |  |  |  |  | xx | - |
|  | 9 E | Reserved |  |  |  |  |  |  |  | xx | - |
|  | 9 F | Reserved |  |  |  |  |  |  |  | xx | - |
| RX_ID_B0 | A0 |  | $\begin{gathered} \text { MAJOR_VE } \\ R \\ {[2]} \\ \hline \end{gathered}$ |  | MAJOR_VE <br> R <br> $[0]$ | MINOR_VE <br> R <br> $[3]$ | MINOR_VE <br> R <br> $[2]$ | MINOR_VE <br> $R$ <br> $[1]$ | MINOR_VE <br> R <br> $[0]$ | 12 | R |
| RX_ID_B1 | A1 | $\begin{gathered} \hline \text { MNFCT_C } \\ \text { ODE[15] } \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { MNFCT_C } \\ \text { ODE[14] } \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { MNFCT_C } \\ \text { ODE[13] } \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { MNFCT_CO } \\ \text { DE[12] } \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { MNFCT_CO } \\ \text { DE[11] } \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { MNFCT_CO } \\ \text { DE[10] } \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { MNFCT_CO } \\ \mathrm{DE}[9] \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { MNFCT_CO } \\ \text { DE[8] } \\ \hline \end{gathered}$ | 00 | R/W |
| RX_ID_B2 | A2 | $\begin{gathered} \hline \text { MNFCT_C } \\ \text { ODE[7] } \end{gathered}$ | $\begin{gathered} \hline \text { MNFCT_C } \\ \text { ODE[6] } \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { MNFCT_C } \\ \text { ODE[5] } \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { MNFCT_CO } \\ \text { DE[4] } \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { MNFCT_CO } \\ \text { DE[3] } \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { MNFCT_CO } \\ \text { DE[2] } \\ \hline \end{gathered}$ | $\begin{gathered} \hline \mathrm{MNFCT} \mathrm{CO} \\ \mathrm{DE}[\overline{1}] \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { MNFCT_CO } \\ \text { DE[0] } \\ \hline \end{gathered}$ | 27 | RW |
| RX_ID_B3 | A3 | Reserved | $\begin{gathered} \text { DEVICE_ID } \\ {[30]} \\ \hline \end{gathered}$ | $\begin{gathered} \text { DEVICE_ID } \\ {[29]} \\ \hline \end{gathered}$ | $\begin{gathered} \text { DEVICE_ID } \\ {[28]} \\ \hline \end{gathered}$ | $\begin{gathered} \text { DEVICE_ID } \\ {[27]} \\ \hline \end{gathered}$ | $\begin{gathered} \text { DEVICE_ID } \\ {[26]} \end{gathered}$ | $\begin{gathered} \text { DEVICE_ID } \\ {[25]} \\ \hline \end{gathered}$ | $\begin{gathered} \text { DEVICE_ID } \\ {[24]} \\ \hline \end{gathered}$ | XX | RW |
| RX_ID_B4 | A4 | $\begin{gathered} \hline \text { DEVICE_ID } \\ {[23]} \end{gathered}$ | $\begin{gathered} \text { DEVICE_ID } \\ {[22]} \end{gathered}$ | $\begin{gathered} \text { DEVICE_ID } \\ {[21]} \end{gathered}$ | $\begin{gathered} \hline \text { DEVICE_ID } \\ {[20]} \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { DEVICE_ID } \\ {[19]} \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { DEVICE_ID } \\ {[18]} \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { DEVICE_ID } \\ {[17]} \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { DEVICE_ID } \\ {[16]} \end{gathered}$ | XX | R |
| RX_ID_B5 | A5 | $\begin{gathered} \text { DEVICE_ID } \\ {[15]} \end{gathered}$ | $\underset{[14]}{\substack{\text { DEVICE_ID } \\ \\ \hline}}$ | $\begin{gathered} \text { DEVICE_ID } \\ {[13]} \end{gathered}$ | $\begin{gathered} \hline \text { DEVICE_ID } \\ {[12]} \end{gathered}$ | $\begin{gathered} \text { DEVICE_ID } \\ {[11]} \end{gathered}$ | $\begin{gathered} \text { DEVICE_ID } \\ {[10]} \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { DEVICE_ID } \\ {[9]} \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { DEVICE_ID } \\ {[8]} \end{gathered}$ | XX | R |
| RX_ID_B6 | A6 | $\begin{gathered} \text { DEVICE_ID } \\ {[7]} \end{gathered}$ | $\begin{gathered} \text { DEVICE_ID } \\ {[6]} \end{gathered}$ | $\begin{gathered} \text { DEVICE_ID } \\ {[5]} \end{gathered}$ | $\underset{[4]}{\substack{\text { DEVICE_ID } \\ \hline}}$ | $\begin{gathered} \text { DEVICE_ID } \\ {[3]} \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { DEVICE_ID } \\ {[2]} \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { DEVICE_ID } \\ {[1]} \end{gathered}$ | $\begin{gathered} \hline \text { DEVICE_ID } \\ {[0]} \\ \hline \end{gathered}$ | XX | R |
|  | A7 | Reserved |  |  |  |  |  |  |  | 0A | - |
|  | A8 | Reserved |  |  |  |  |  |  |  | 00 | - |
|  | A9 | Reserved |  |  |  |  |  |  |  | 00 | - |
|  | AA | Reserved |  |  |  |  |  |  |  | 00 | - |
| $\underset{4}{R X} \mathrm{CONF}_{-} \mathrm{B}$ | AB |  | Reserved |  | NEG | FSK_POL | Reserved | $\underset{\mathrm{H}[1]}{\mathrm{FSK} \text { DEPT }}$ | $\begin{gathered} \text { FSK_DEPTH } \\ {[0]} \end{gathered}$ | $\begin{gathered} \hline \text { BPP: } \\ 00 \\ \text { EPP: } \\ 1 \mathrm{~B} \end{gathered}$ | R/W |
|  | AC | Reserved |  |  |  |  |  |  |  | 00 | - |
|  | AD | Reserved |  |  |  |  |  |  |  | 18 | - |
|  | AE | Reserved |  |  |  |  |  |  |  | 00 | - |
|  | AF | Reserved |  |  |  |  |  |  |  | 00 | - |

Do not use "Reserved". When it is necessary to access Reserved bits, please write in an initial value by all means.

| Name | Addr | bit7 | bit6 | bit5 | bit4 | bit3 | bit2 | bit1 | bit0 | Init | R/W |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | B0 | Reserved |  |  |  |  |  |  |  | 00 | - |
|  | B1 | Reserved |  |  |  |  |  |  |  | 00 | - |
|  | B2 | Reserved |  |  |  |  |  |  |  | 00 | - |
|  | B3 | Reserved |  |  |  |  |  |  |  | 0A | - |
|  | B4 | Reserved |  |  |  |  |  |  |  | 00 | - |
|  | B5 | Reserved |  |  |  |  |  |  |  | 00 | - |
|  | B6 | Reserved |  |  |  |  |  |  |  | 00 | - |
|  | B7 | Reserved |  |  |  |  |  |  |  | 00 | - |
|  | B8 | Reserved |  |  |  |  |  |  |  | 00 | - |
|  | B9 | Reserved |  |  |  |  |  |  |  | 00 | - |
|  | BA | Reserved |  |  |  |  |  |  |  | 00 | - |
|  | BB | Reserved |  |  |  |  |  |  |  | 00 | - |
|  | BC | Reserved |  |  |  |  |  |  |  | 00 | - |
|  | BD | Reserved |  |  |  |  |  |  |  | 00 | - |
|  | BE | Reserved |  |  |  |  |  |  |  | 0F | - |
|  | BF | Reserved |  |  |  |  |  |  |  | FC | - |
|  | C0 | Reserved |  |  |  |  |  |  |  | 00 | - |
|  | C1 | Reserved |  |  |  |  |  |  |  | 00 | - |
|  | C2 | Reserved |  |  |  |  |  |  |  | 00 | - |
|  | C3 | Reserved |  |  |  |  |  |  |  | 00 | - |
|  | C4 | Reserved |  |  |  |  |  |  |  | 00 | - |
| $\begin{gathered} \mathrm{ADC}_{-} \mathrm{RECT}_{-} \\ \hline \end{gathered}$ | C5 | Reserved |  |  |  |  |  | $\begin{gathered} \hline \mathrm{ADC}_{[9]} \mathrm{RECT} \\ \hline \end{gathered}$ | $\begin{gathered} \text { ADC_RECT } \\ {[8]} \end{gathered}$ | 00 | R |
| $\underset{\mathrm{L}}{\text { ADC_RET_ }_{-}}$ | C6 | $\begin{gathered} \text { ADC_RECT } \\ \hline[7] \end{gathered}$ | $\begin{gathered} \text { ADC_RECT } \\ {[6]} \end{gathered}$ | $\begin{gathered} \text { ADC_RECT } \\ {[5]} \end{gathered}$ | $\begin{gathered} \text { ADC_RECT } \\ {[4]} \end{gathered}$ | $\begin{gathered} \text { ADC_RECT } \\ {[3]} \end{gathered}$ | $\begin{gathered} \text { ADC_RECT } \\ {[2]} \end{gathered}$ | $\begin{gathered} \text { ADC_RECT } \\ \hline 1] \end{gathered}$ | $\begin{gathered} \text { ADC_RECT } \\ {[0]} \\ \hline \end{gathered}$ | 00 | R |
|  | C7 | Reserved |  |  |  |  |  |  |  | 00 | - |
|  | C8 | Reserved |  |  |  |  |  |  |  | 00 | - |
|  | C9 | Reserved |  |  |  |  |  |  |  | 00 | - |
|  | CA | Reserved |  |  |  |  |  |  |  | 00 | - |
|  | CB | Reserved |  |  |  |  |  |  |  | 00 | - |
|  | CC | Reserved |  |  |  |  |  |  |  | 00 | - |
|  | CD | Reserved |  |  |  |  |  |  |  | 00 | - |
|  | CE | Reserved |  |  |  |  |  |  |  | 00 | - |
|  | CF | Reserved |  |  |  |  |  |  |  | 00 | - |
|  | D0 | Reserved |  |  |  |  |  |  |  | 00 | - |
|  | D1 | Reserved |  |  |  |  |  |  |  | 00 | - |
|  | D2 | Reserved |  |  |  |  |  |  |  | 00 | - |
|  | D3 | Reserved |  |  |  |  |  |  |  | 00 | - |
|  | D4 | Reserved |  |  |  |  |  |  |  | 00 | - |
|  | D5 | Reserved |  |  |  |  |  |  |  | 00 | - |
|  | D6 | Reserved |  |  |  |  |  |  |  | 00 | - |
|  | D7 | Reserved |  |  |  |  |  |  |  | 00 | - |
|  | D8 | Reserved |  |  |  |  |  |  |  | 00 | - |
|  | D9 | Reserved |  |  |  |  |  |  |  | 00 | - |
|  | DA | Reserved |  |  |  |  |  |  |  | 00 | - |
|  | DB | Reserved |  |  |  |  |  |  |  | 00 | - |
|  | DC | Reserved |  |  |  |  |  |  |  | 00 | - |
|  | DD | Reserved |  |  |  |  |  |  |  | 05 | - |
|  | DE | Reserved |  |  |  |  |  |  |  | C5 | - |
|  | DF | Reserved |  |  |  |  |  |  |  | 00 | - |

Do not use "Reserved". When it is necessary to access Reserved bits, please write in an initial value by all means.

| Name | Addr | bit7 | bit6 | bit5 | bit4 | bit2 | bit1 | bit0 | Init | R/W |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | E0 | Reserved |  |  |  |  |  |  | 00 | - |
|  | E1 | Reserved |  |  |  |  |  |  | 00 | - |
|  | E2 | Reserved |  |  |  |  |  |  | 00 | - |
|  | E3 | Reserved |  |  |  |  |  |  | 00 | - |
|  | E4 | Reserved |  |  |  |  |  |  | 00 | - |
|  | E5 | Reserved |  |  |  |  |  |  | 00 | - |
|  | E6 | Reserved |  |  |  |  |  |  | 00 | - |
|  | E7 | Reserved |  |  |  |  |  |  | 00 | - |
|  | E8 | Reserved |  |  |  |  |  |  | 40 | - |
|  | E9 | Reserved |  |  |  |  |  |  | 87 | - |
|  | EA | Reserved |  |  |  |  |  |  | 00 | - |
|  | EB | Reserved |  |  |  |  |  |  | 00 | - |
|  | EC | Reserved |  |  |  |  |  |  | 00 | - |
|  | ED | Reserved |  |  |  |  |  |  | 00 | - |
|  | EE | Reserved |  |  |  |  |  |  | 00 | - |
|  | EF | Reserved |  |  |  |  |  |  | 00 | - |
|  | F0 | Reserved |  |  |  |  |  |  | 00 | - |
|  | F1 | Reserved |  |  |  |  |  |  | 00 | - |
|  | F2 | Reserved |  |  |  |  |  |  | 00 | - |
|  | F3 | Reserved |  |  |  |  |  |  | 00 | - |
|  | F4 | Reserved |  |  |  |  |  |  | 00 | - |
|  | F5 | Reserved |  |  |  |  |  |  | 00 | - |
|  | F6 | Reserved |  |  |  |  |  |  | 00 | - |
|  | F7 | Reserved |  |  |  |  |  |  | 00 | - |
|  | F8 | Reserved |  |  |  |  |  |  | 00 | - |
|  | F9 | Reserved |  |  |  |  |  |  | 00 | - |
|  | FA | Reserved |  |  |  |  |  |  | 00 | - |
|  | FB | Reserved |  |  |  |  |  |  | 00 | - |
|  | FC | Reserved |  |  |  |  |  |  | 00 | - |
|  | FD | Reserved |  |  |  |  |  |  | 00 | - |
|  | FE | Reserved |  |  |  |  |  |  | 00 | - |
|  | FF | Reserved |  |  |  |  |  |  | 00 | - |

Do not use "Reserved". When it is necessary to access Reserved bits, please write in an initial value by all means.
28. Application Circuit Example
28.1 Recommended Circuit Diagram


Figure 21. Representative Application Circuit Diagram
28.2 Parts List

| Part Name | Informative Value | Unit | Informative Part |  |
| :--- | :--- | :--- | :--- | :--- |
| LRX | 8.0 | $\mu \mathrm{H}$ | 760308102207 | Maker |
| CS1 | 0.1 | $\mu \mathrm{~F}$ | GRM Series | WURTH ELEKTRONIK Co.,Ltd |
| CS2 | 0.082 | $\mu \mathrm{~F}$ | GRM Series | MURATA Co.,Ltd. |
| CS3 | 0.082 | $\mu \mathrm{~F}$ | GRM Series | MURATA Co.,Ltd. |
| CP1 | 2200 | pF | GRM Series | MURATA Co.,Ltd. |
| CP2 | 820 | pF | GRM Series | MURATA Co.,Ltd. |
| CP3 | - | pF | GRM Series | MURATA Co.,Ltd. |
| CBOOT1, CBOOT2 | 0.01 | $\mu \mathrm{~F}$ | GRM Series | MURATA Co.,Ltd. |
| CCOM1, CCOM2 | 0.047 | $\mu \mathrm{~F}$ | GRM Series | MURATA Co.,Ltd. |
| CCOM3, CCOM4 | 0.01 | $\mu \mathrm{~F}$ | GRM Series | MURATA Co.,Ltd. |
| CCLAMP1, CCLAMP2 | 0.1 | $\mu \mathrm{~F}$ | GRM Series | MURATA Co.,Ltd. |
| CRECT1 | 10 | $\mu \mathrm{~F}$ | GRM Series | MURATA Co.,Ltd. |
| CRECT2 | 10 | $\mu \mathrm{~F}$ | GRM Series | MURATA Co.,Ltd. |
| CRECT3 | 10 | GRM Series | MURATA Co.,Ltd. |  |
| COUT1 | $\Omega$ | GRM Series | ROHM Co.,Ltd. |  |
| RRGATE | -2 | MCR10 Series | ROHM Co.,Ltd. |  |
| NMOS0 | 3.9 | - | RTF025N03 | ROHM Co.,Ltd. |
| NMOS1, NMOS2 | - |  |  |  |

29. Operation Sequence
29.1 PMA Operation Sequence

The Operation Sequence in the PMA Mode is shown below.


Figure 22. PMA Operation Sequence

### 29.2.1 Qi Operation Sequence

The Operation Sequence in the Qi Mode is shown below.


Figure 23. Qi Operation Sequence

### 29.2.2 Qi EPP Configuration setting (Informative)

The following setup is necessary to operate BD57015GWL in the Qi EPP mode. (ILIMSET, FOD, FOD2 and OUTSET pins open)
29.2.2.1 Block Diagram


Figure 24. Connection of MicroController and BD57015GWL
29.2.2.2 Connection between MicroController and BD57015GWL

MicroController side BD57015GWL side
GPIOA (IN) PI (OUT) (Power Indicator: Polling)
GPIOB (IN) PG (OUT) (Power Good : Polling)
VDD
GPIOC (IN) GPIO1 (OUT) (In Qi mode : IDET015 : polling)
GPIOD (IN) GPIO3 (OUT) (In Qi mode : inversion signal of PG : polling)
SCL (OUT) SCL (IN)
SDA (I/O) SDA (I/O)


Figure 25. Qi EPP setting flow
(1) After RECT starts to rise and the Power-On Reset of the microcontroller (around $13 \mathrm{~ms}^{(\mathrm{NOTE} 1)}$ ) Within 33 ms from BD57015GWL to the start of SS, set Register "1" of 29.2.2.4 Register setting
(2) If $\mathrm{PI}=\mathrm{L}$ is detected, set Register " 2 " of 29.2.2.4.
(3) If $\mathrm{PG}=\mathrm{L}$ is detected, set Register " 3 " of 29.2.2.4.
(4) If $\mathrm{PI}=\mathrm{L}$ is detected, after that 10 s , set Register " 4 " of 29.2.2.4.
(NOTE1) The timing of Power-On Reset is different depend on microcontroller.
13 ms shown here is an informative value when the microcontroller is ML610Q112 (LAPIS Semiconductor Co.,Ltd.). (NOTE2) The meanings of SS, ID, Conf, Nego, Calib,and PT are as follows.

SS = Signal Strength
ID = Identification
Conf = Configuration
Nego = Negotiation
= Calibration
PT = Power Transfer
29.2.2.4 Register setting for EPP

| Register " 1 " setting |  |
| :---: | :---: |
| 0x0E = 0x11; EPP_MODE | Set EPP |
|  | (CAUTION : Write it before the other registers) |
| $0 \times 01=0 \times 85$; FOD1_SET | Adjust the Received Power ${ }^{(N O T E 11)}$ ( (TEE2) $^{\text {a }}$ |
| $0 \times 03=0 \times 83$; FOD2_SET | Adjust the Received Power (NOTE1) (NOTE2) |
| $0 \times 05=0 \times 25 ;$ FOD3_H | Adjust the Received Power (NOTE1) (NOTE2) |
| $0 \times 06=0 \times 55 ;$ FOD3_L | Adjust the Received Power ${ }^{(N 0 T E 1)}$ ( NOTE2) $^{\text {a }}$ |
| $0 \times 07=0 \times 05$; RCOIL_SET | Adjust the Received Power ${ }^{\text {(NOTE1) }}$ (NOTE2) |
| $0 \times 08=0 \times 01$; OUTSET_SET | Set the Output Voltage of the LDO to 5V (Informative value). ${ }^{(N O T E 1) ~(N O T E 2) ~}$ |
| $0 \times 0 \mathrm{~A}=0 \times 93$; ILIM_SET | Set the threshold of the overcurrent protection to 1200 mA . (Informative value) |
| $0 \times 37=0 \times 01$; FOD_S_PCKT_EN | Execute the output setting of the Q value packet.. |
| $0 \times 3 \mathrm{~A}=0 \times 37$; FOD_S_PCKT1_1 | Set the Q value. ${ }^{\text {(NOTE1) }}$ |
| $0 \times 41=0 \times C 0$; IDET_DUMP_I | Adjust the Received Power (NOTE1) (NOTE2) |
| $0 \times 51=0 \times 00$;T_DP_OFFSET_QI_1 Adjust the Received Power ${ }^{(N O T E 1)}{ }^{\text {(NOTE2 }}$ ) |  |
| $0 \times 52=0 \times 00 ;$ T_LP_-OFFSET_QI_2 $^{-}$Adjust the Received Power ${ }^{\text {(NOTE1) (NOTE2) }}$ |  |
| $0 \times 5 \mathrm{D}=0 \times \mathrm{E} 4 ; \mathrm{CALIB}$ LL DP SET Adjust the Received Power ${ }^{\text {(NOTE1) }}$ (NOTE2) |  |
| $0 \times 72=0 \times 07$; GPIODIR | Set the GPIO1,3 of BD57015GWL. |
| $0 \times 73=0 \times 70$; GPIOPUL | Set the GPIO1,3 of BD57015GWL. |
| $0 \times 74=0 \times 05$; GPOFUNC | Set the GPIO1,3 of BD57015GWL. |
| $0 \times 75=0 \times 00$; GPO_DAT_SEL1 | Set the GPIO1 of BD57015GWL. |
| $0 \times 77$ = 0x2F ; GPIO_DAT_SEL3 | Set the GPIO3 of BD57015GWL. <br> (In 0x2F and Qi mode, set it to output the inversion signal of PG.) |
| $0 \times \mathrm{AB}=0 \times 13$; RX_CONF_B4 | Set the Polarity of FSK. |
| Register "2" setting |  |
| $0 \times 08=0 \times 86$; OUTSET_SET | Set the Ouput Voltage of the LDO to 10V (Informative value). ${ }^{(N O T E 1)(\text { (NOTE3) }}$ |
| 0x01 = 0x8C ; FOD1_SET | Set to Light Load during Calibration of the EPP mode. ${ }^{\text {(NOTE1) ( }}$ (ОTEЗ) |
| $0 \times 05=0 \times E 5 ;$ FOD3_H | Set to Light Load during Calibration of the EPP mode. ${ }^{\text {(NOTE1) ( }}$ (ОTE3) |
| 0x0E = 0x01 ; EPP_MODE | Set EPP |
| 0x41 = 0xF0 ; IDET_DUMP_I | Set to Light Load during Calibration of the EPP mode. ${ }^{(N O T E 1) ~(N O T E 3) ~}$ |
| $0 \times 75=0 \times 03$; GPIO_DAT_SEL1 | Set the GPIO1 of BD57015GWL. <br> (In 0x03 and Qi mode, set it to output IDET015.) |

Register " 3 " setting (Only for $\mathrm{PI}=\mathrm{L}$ and $\mathrm{PG}=\mathrm{L}$ )
$0 \times 01=0 \times 92$; FOD1_SET Adjust Received Power (NOTE1) (NOTE3)
$0 \times 03=0 \times 85$; FOD2_SET Adjust Received Power (NOTE1) (NOTE3)
$0 \times 06=0 \times 59 ;$ FOD3_L Adjust Received Power (NOTE1) (NOTE3)
$0 \times 51=0 \times 80$;T_DP_OFFSET_QI_1 Adjust Received Power (NOTE1) (NOTE3)
$0 \times 52=0 \times 28 ;$ T_DP_OFFSET_QI_2 Adjust Received Power ${ }^{\text {(NOTE1) (NOTE3) }}$

Register " 4 " setting (Only for $\mathrm{PI}=\mathrm{L}$ and $\mathrm{PG}=\mathrm{L}$ )
$0 \times 51=0 \times 00$;T_DP_OFFSET_QI_1 Adjust Received Power (NOTE1)
$0 \times 52=0 \times 00 ;$ T_DP_O_OFSET_QI_2 Adjust Received Power $^{(N 0 T E 1)}$
(NOTE1) The most suitable values to write in every set are different. The value is an example
(NOTE2) Please write in the set point in the BPP mode.
(NOTE3) Please write in the set point in the EPP mode.
30. Access Sequence for Serial Interface

The relationship between VCC, RSTB and Serial Interface are described below.
Please set " H " to RSTB ~10us after rise of VCC.


Figure 26. Serial Interface access sequence 1

Please allow $\sim 10 \mu$ s or more rise time of VCC when RSTB pin is set to OPEN.


Figure 27. Serial Interface access sequence 2

## 31. Characteristic data (Informative)

This section shows the characteristic data using WÜRTH 760308102207 coil.

### 31.1 Qi mode

31.1.1 Startup waveform


Figure 28. EPP mode: $\mathrm{OUT}=10 \mathrm{~V}$, TX=ROHM BD57020MWV (MP A1)


Figure 29. BPP mode: $\mathrm{OUT}=5 \mathrm{~V}$, TX=ROHM BD57021MWV (LP A11)
31.1.2 Load step


Figure 30. EPP mode: OUT=10V, 0A to 1A, TX=ROHM BD57020MWV (MP A1)


Figure 32. BPP mode: OUT=5V, 0A to 1A, TX=ROHM BD57021MWV (LP A11)


Figure 31. EPP mode: OUT=10V,
1A to 0A, TX=ROHM BD57020MWV (MP A1)


Figure 33. BPP mode: OUT=5V, 1A to 0A, TX=ROHM BD57021MWV (LP A11)
31.1.3 Received Power

(Measurement condition)
TX = AVID FOD Reference Board
$R x$ side thickness $=1.3 \mathrm{~mm}$ (Acrylic board)
Coil position = Center
Battery on $\mathrm{Rx}=$ None

Figure 34. Ploss vs Output Power BPP mode: OUT=5V
31.1.4 VRECT, VOUT with respect to IOUT


Figure 35. VRECT, VOUT vs IOUT
EPP mode: OUT=10V
(Measurement condition)
TX = ROHM BD57020MWV (MP A1)
RX side thickness $=1.3 \mathrm{~mm}$ (Acrylic board)
Coil position = Center
Battery on Rx = None


Figure 36. VRECT, VOUT vs IOUT BPP mode: $\mathrm{OUT}=5 \mathrm{~V}$
(Measurement condition)
TX = ROHM BD57021MWV (LP A11)
$R X$ side thickness $=1.3 \mathrm{~mm}$ (Acrylic board)
Coil position = Center
Battery on Rx = None
31.1.5 System Efficiency Performance


Figure 37(a). Efficiency vs IOUT using MP A1 EPP mode
(Measurement condition)
Tx = ROHM BD57020/21MWV (MP A1/LP A11)
$R x$ side thickness $=1.3 \mathrm{~mm}$ (Acrylic board)
Coil position $=$ Center
Battery on Rx = None

$$
\eta=\frac{\text { Vout } \times \text { Iout }}{\operatorname{Vin} \times \operatorname{Iin}}[\%]
$$

TX: ROHM BD57021MWV (LP A11)

Figure 37(b). Efficiency vs IOUT using LP A11 BPP mode


Figure 38. Measurement circuit
31.1.6 System Thermal Performance


Figure 39. Temperature measured by Thermal Imager FLIR-E49001 EPP mode: $O U T=10 \mathrm{~V}, 1 \mathrm{~A}$
31.1.7 Completion of Negotiation and LDO output

"Pl" pin turns "L" after the Negotiation phase. "PG" pin turns "L" after OUT enable.

### 31.1.8 End Power Transfer

### 31.1.8.1 Charge Complete ( $0 \times 01$ )

"EN1" pin is changed from "L" to " H " to send this EPT.


Figure 41. EN1 pin behavior


Figure 42. Log File :EPT: Charge Complete

### 31.1.8.2 Over Temperature (0x03)

"CTRL" pin is changed from " L " to " H " to send this EPT.


Figure 43. CTRL pin behavior


Figure 44. Log File :EPT: Over Temperature

### 31.1.8.3 Unknown (0x00)

"ADDET" pin is changed from 0 V to 5 V to send this EPT.


Figure 45. ADDET pin behavior


Figure 46. Log File :EPT: Unknown

### 31.1.8.4 Internal Fault (0x02)

"OUTSET", "ILIMSET", "FOD", or "FOD2" pin is shorted to GND to send this EPT.


Figure 47. OUTSET, ILIMSET, FOD, or FOD2 pin behavior Figure 48. Log File :EPT: Internal Fault
31.1.9 OUT Voltage vs Temp


Figure 49. VOUT $=10 \mathrm{~V}[\mathrm{~V}]$ vs Temperature. $\left[{ }^{\circ} \mathrm{C}\right]$


Figure 50. VOUT $=5 \mathrm{~V}[\mathrm{~V}]$ vs Temperature. $\left[{ }^{\circ} \mathrm{C}\right]$
32. Instructions in the wireless power supply system

When developing a product for the Qi / PMA certification, a compliance test for each standard is required for every product. When a compliance test is PASSED it does not guarantee all potential products will pass.

Input/ Output Equivalence Circuit
ROCT, AC1(2), BOOT1(2), GND pin
SDA pin

## Thermal/Heat loss

(UCSP50L4C Package)
Please allow a sufficient margin by taking into account the permissible power dissipation (Pd) in actual operating conditions.


* $54 \mathrm{~mm} \times 62 \mathrm{~mm} \times 1.6 \mathrm{~mm}$ Glass Epoxy Board

Figure 51. Power Dissipation Curve (Pd-Ta Curve)

## Operation Notes

1. Reverse Connection of Power Supply

Connecting the power supply in reverse polarity can damage the IC. Take precautions against reverse polarity when connecting the power supply, such as mounting an external diode between the power supply and the IC's power supply pins.
2. Power Supply Lines

Design the PCB layout pattern to provide low impedance supply lines. Separate the ground and supply lines of the digital and analog blocks to prevent noise in the ground and supply lines of the digital block from affecting the analog block. Furthermore, connect a capacitor to ground at all power supply pins. Consider the effect of temperature and aging on the capacitance value when using electrolytic capacitors.
3. Ground Voltage

Ensure that no pins are at a voltage below that of the ground pin at any time, even during transient condition. However only for AC1, AC2, COM1, COM2, CLAMP1, and CLAMP2 pins these pins is inapplicable.
4. Ground Wiring Pattern

When using both small-signal and large-current ground traces, the two ground traces should be routed separately but connected to a single ground at the reference point of the application board to avoid fluctuations in the small-signal ground caused by large currents. Also ensure that the ground traces of external components do not cause variations on the ground voltage. The ground lines must be as short and thick as possible to reduce line impedance.

## 5. Thermal Consideration

Should by any chance the power dissipation rating be exceeded the rise in temperature of the chip may result in deterioration of the properties of the chip. In case of exceeding this absolute maximum rating, increase the board size and copper area to prevent exceeding the Pd rating.
6. Recommended Operating Conditions

These conditions represent a range within which the expected characteristics of the IC can be approximately obtained. The electrical characteristics are guaranteed under the conditions of each parameter.
7. Inrush Current

When power is first supplied to the IC, it is possible that the internal logic may be unstable and inrush current may flow instantaneously due to the internal powering sequence and delays, especially if the IC has more than one power supply. Therefore, give special consideration to power coupling capacitance, power wiring, width of ground wiring, and routing of connections.
8. Operation Under Strong Electromagnetic Field

Operating the IC in the presence of a strong electromagnetic field may cause the IC to malfunction.
9. Testing on Application Boards

When testing the IC on an application board, connecting a capacitor directly to a low-impedance output pin may subject the IC to stress. Always discharge capacitors completely after each process or step. The IC's power supply should always be turned off completely before connecting or removing it from the test setup during the inspection process. To prevent damage from static discharge, ground the IC during assembly and use similar precautions during transport and storage.

## Operational Notes - continued

## 10. Inter-pin Short and Mounting Errors

Ensure that the direction and position are correct when mounting the IC on the PCB. Incorrect mounting may result in damaging the IC. Avoid nearby pins being shorted to each other especially to ground, power supply and output pin. Inter-pin shorts could be due to many reasons such as metal particles, water droplets (in very humid environment) and unintentional solder bridge deposited in between pins during assembly to name a few.
11. Unused Input Pins

Input pins of an IC are often connected to the gate of a MOS transistor. The gate has extremely high impedance and extremely low capacitance. If left unconnected, the electric field from the outside can easily charge it. The small charge acquired in this way is enough to produce a significant effect on the conduction through the transistor and cause unexpected operation of the IC. So unless otherwise specified, unused input pins should be connected to the power supply or ground line.
12. Regarding the Input Pin of the IC

This monolithic IC contains $\mathrm{P}+$ isolation and P substrate layers between adjacent elements in order to keep them isolated. $\mathrm{P}-\mathrm{N}$ junctions are formed at the intersection of the P layers with the N layers of other elements, creating a parasitic diode or transistor. For example (refer to figure below):

$$
\begin{aligned}
& \text { When GND > Pin A and GND > Pin B, the P-N junction operates as a parasitic diode. } \\
& \text { When GND > Pin B, the P-N junction operates as a parasitic transistor. }
\end{aligned}
$$

Parasitic diodes inevitably occur in the structure of the IC. The operation of parasitic diodes can result in mutual interference among circuits, operational faults, or physical damage. Therefore, conditions that cause these diodes to operate, such as applying a voltage lower than the GND voltage to an input pin (and thus to the $P$ substrate) should be avoided.


## 13. Ceramic Capacitor

When using a ceramic capacitor, determine the dielectric constant considering the change of capacitance with temperature and the decrease in nominal capacitance due to DC bias and others.
14. Area of Safe Operation (ASO)

Operate the IC such that the output voltage, output current, and power dissipation are all within the Area of Safe Operation (ASO).

## Operational Notes - continued

15. Thermal Shutdown Circuit(TSD)

This IC has a built-in thermal shutdown circuit that prevents heat damage to the IC. Normal operation should always be within the IC's power dissipation rating. If however the rating is exceeded for a continued period, the junction temperature (Tj) will rise which will activate the TSD circuit that will turn OFF all output pins. The IC should be powered down and turned ON again to resume normal operation because the TSD circuit keeps the outputs at the OFF state even if the TJ falls below the TSD threshold.
Note that the TSD circuit operates in a situation that exceeds the absolute maximum ratings and therefore, under no circumstances, should the TSD circuit be used in a set design or for any purpose other than protecting the IC from heat damage.
16. Over Current Protection Circuit (OCP)

This IC incorporates an integrated overcurrent protection circuit that is activated when the load is shorted. This protection circuit is effective in preventing damage due to sudden and unexpected incidents. However, the IC should not be used in applications characterized by continuous operation or transitioning of the protection circuit.

## 17. Disturbance light

In a device where a portion of silicon is exposed to light such as in a WL-CSP, IC characteristics may be affected due to photoelectric effect. For this reason, it is recommended to come up with countermeasures that will prevent the chip from being exposed to light.

## Ordering Information



## Marking Diagram



## Package Name


(UNIT:mm)
< Tape and Reel Information >

| Tape | Embossed carrier tape |
| :--- | :--- |
| Quantity | 2,500 pcs |
| Direction of <br> feed | E2 <br> The direction is the pin 1 of product is at the upper left when <br> you hold reel on the left hand and you pull out the tape on the <br> right hand |



## Revision History

| Date | Revision. | Page | Modification Content |
| :---: | :---: | :---: | :---: |
| 30.Mar. 2016 | 001 | - | New Release |
| 6.Mar. 2017 | 002 | $\begin{gathered} 1,7,9,10, \\ 19,29,34, \\ 38,41, \\ 46 \text { to } 49, \\ 51 \text { to } 54 \end{gathered}$ | The terms "Low Power" and "Medium Power" have been replaced in the current Qi specification by the terms "BPP(Baseline Power Profile)" and "EPP(Extended Power Profile)". <br> In addition the registor name of address 0x0E have been changed from "MID_MODE" to "EPP_MODE". |
|  |  | 3 | Regarding the Conditions of "OUT Terminal Output Voltage 1" for LDO Block, VOUT value have been corrected " 7.0 V " from " 5.0 V ". |
|  |  | 14 | If ILIMSET pin is shorted to GND, BD57015GWL send NoCh signal repeatedly, then the charging is not started in PMA mode. |
|  |  | 15 | If FOD and FOD2 pin is shorted to GND, BD57015GWL send NoCh signal repeatedly, then the charging is not started in PMA mode. |
|  |  | 18 | Update of the description of register for FOD function and additional EPP setting. |
|  |  | 21 | If OUTSET pin is shorted to GND, BD57015GWL send NoCh signal repeatedly, then the charging is not started in PMA mode. |
|  |  | - | Correction of typo. |

## Notice

## Precaution on using ROHM Products

1. Our Products are designed and manufactured for application in ordinary electronic equipments (such as AV equipment, OA equipment, telecommunication equipment, home electronic appliances, amusement equipment, etc.). If you intend to use our Products in devices requiring extremely high reliability (such as medical equipment ${ }^{(N o t e ~ 1)}$, transport equipment, traffic equipment, aircraft/spacecraft, nuclear power controllers, fuel controllers, car equipment including car accessories, safety devices, etc.) and whose malfunction or failure may cause loss of human life, bodily injury or serious damage to property ("Specific Applications"), please consult with the ROHM sales representative in advance. Unless otherwise agreed in writing by ROHM in advance, ROHM shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties arising from the use of any ROHM's Products for Specific Applications.
(Note1) Medical Equipment Classification of the Specific Applications

| JAPAN | USA | EU | CHINA |
| :---: | :---: | :---: | :---: |
| CLASSII | CLASSIII | CLASS II b | CLASSIII |
|  |  | CLASSIII |  |

2. ROHM designs and manufactures its Products subject to strict quality control system. However, semiconductor products can fail or malfunction at a certain rate. Please be sure to implement, at your own responsibilities, adequate safety measures including but not limited to fail-safe design against the physical injury, damage to any property, which a failure or malfunction of our Products may cause. The following are examples of safety measures:
[a] Installation of protection circuits or other protective devices to improve system safety
[b] Installation of redundant circuits to reduce the impact of single or multiple circuit failure
3. Our Products are designed and manufactured for use under standard conditions and not under any special or extraordinary environments or conditions, as exemplified below. Accordingly, ROHM shall not be in any way responsible or liable for any damages, expenses or losses arising from the use of any ROHM's Products under any special or extraordinary environments or conditions. If you intend to use our Products under any special or extraordinary environments or conditions (as exemplified below), your independent verification and confirmation of product performance, reliability, etc, prior to use, must be necessary:
[a] Use of our Products in any types of liquid, including water, oils, chemicals, and organic solvents
[b] Use of our Products outdoors or in places where the Products are exposed to direct sunlight or dust
[c] Use of our Products in places where the Products are exposed to sea wind or corrosive gases, including $\mathrm{Cl}_{\mathrm{l}}$, $\mathrm{H}_{2} \mathrm{~S}, \mathrm{NH}_{3}, \mathrm{SO} 2$, and $\mathrm{NO}_{2}$
[d] Use of our Products in places where the Products are exposed to static electricity or electromagnetic waves
[e] Use of our Products in proximity to heat-producing components, plastic cords, or other flammable items
[f] Sealing or coating our Products with resin or other coating materials
[g] Use of our Products without cleaning residue of flux (even if you use no-clean type fluxes, cleaning residue of flux is recommended); or Washing our Products by using water or water-soluble cleaning agents for cleaning residue after soldering
[h] Use of the Products in places subject to dew condensation
4. The Products are not subject to radiation-proof design.
5. Please verify and confirm characteristics of the final or mounted products in using the Products.
6. In particular, if a transient load (a large amount of load applied in a short period of time, such as pulse. is applied, confirmation of performance characteristics after on-board mounting is strongly recommended. Avoid applying power exceeding normal rated power; exceeding the power rating under steady-state loading condition may negatively affect product performance and reliability.
7. De-rate Power Dissipation depending on ambient temperature. When used in sealed area, confirm that it is the use in the range that does not exceed the maximum junction temperature.
8. Confirm that operation temperature is within the specified range described in the product specification.
9. ROHM shall not be in any way responsible or liable for failure induced under deviant condition from what is defined in this document.

## Precaution for Mounting / Circuit board design

1. When a highly active halogenous (chlorine, bromine, etc.) flux is used, the residue of flux may negatively affect product performance and reliability.
2. In principle, the reflow soldering method must be used on a surface-mount products, the flow soldering method must be used on a through hole mount products. If the flow soldering method is preferred on a surface-mount products, please consult with the ROHM representative in advance.

For details, please refer to ROHM Mounting specification

## Precautions Regarding Application Examples and External Circuits

1. If change is made to the constant of an external circuit, please allow a sufficient margin considering variations of the characteristics of the Products and external components, including transient characteristics, as well as static characteristics.
2. You agree that application notes, reference designs, and associated data and information contained in this document are presented only as guidance for Products use. Therefore, in case you use such information, you are solely responsible for it and you must exercise your own independent verification and judgment in the use of such information contained in this document. ROHM shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties arising from the use of such information.

## Precaution for Electrostatic

This Product is electrostatic sensitive product, which may be damaged due to electrostatic discharge. Please take proper caution in your manufacturing process and storage so that voltage exceeding the Products maximum rating will not be applied to Products. Please take special care under dry condition (e.g. Grounding of human body / equipment / solder iron, isolation from charged objects, setting of lonizer, friction prevention and temperature / humidity control).

## Precaution for Storage / Transportation

1. Product performance and soldered connections may deteriorate if the Products are stored in the places where:
[a] the Products are exposed to sea winds or corrosive gases, including Cl2, $\mathrm{H} 2 \mathrm{~S}, \mathrm{NH} 3, \mathrm{SO} 2$, and NO 2
[b] the temperature or humidity exceeds those recommended by ROHM
[c] the Products are exposed to direct sunshine or condensation
[d] the Products are exposed to high Electrostatic
2. Even under ROHM recommended storage condition, solderability of products out of recommended storage time period may be degraded. It is strongly recommended to confirm solderability before using Products of which storage time is exceeding the recommended storage time period.
3. Store / transport cartons in the correct direction, which is indicated on a carton with a symbol. Otherwise bent leads may occur due to excessive stress applied when dropping of a carton.
4. Use Products within the specified time after opening a humidity barrier bag. Baking is required before using Products of which storage time is exceeding the recommended storage time period.

## Precaution for Product Label

A two-dimensional barcode printed on ROHM Products label is for ROHM's internal use only.

## Precaution for Disposition

When disposing Products please dispose them properly using an authorized industry waste company.

## Precaution for Foreign Exchange and Foreign Trade act

Since concerned goods might be fallen under listed items of export control prescribed by Foreign exchange and Foreign trade act, please consult with ROHM in case of export.

## Precaution Regarding Intellectual Property Rights

1. All information and data including but not limited to application example contained in this document is for reference only. ROHM does not warrant that foregoing information or data will not infringe any intellectual property rights or any other rights of any third party regarding such information or data.
2. ROHM shall not have any obligations where the claims, actions or demands arising from the combination of the Products with other articles such as components, circuits, systems or external equipment (including software).
3. No license, expressly or implied, is granted hereby under any intellectual property rights or other rights of ROHM or any third parties with respect to the Products or the information contained in this document. Provided, however, that ROHM will not assert its intellectual property rights or other rights against you or your customers to the extent necessary to manufacture or sell products containing the Products, subject to the terms and conditions herein.

## Other Precaution

1. This document may not be reprinted or reproduced, in whole or in part, without prior written consent of ROHM.
2. The Products may not be disassembled, converted, modified, reproduced or otherwise changed without prior written consent of ROHM.
3. In no event shall you use in any way whatsoever the Products and the related technical information contained in the Products or this document for any military purposes, including but not limited to, the development of mass-destruction weapons.
4. The proper names of companies or products described in this document are trademarks or registered trademarks of ROHM, its affiliated companies or third parties.

## General Precaution

1. Before you use our Products, you are requested to care fully read this document and fully understand its contents. ROHM shall not be in an y way responsible or liable for failure, malfunction or accident arising from the use of a ny ROHM's Products against warning, caution or note contained in this document.
2. All information contained in this docume nt is current as of the issuing date and subj ect to change without any prior notice. Before purchasing or using ROHM's Products, please confirm the la test information with a ROHM sale s representative.
3. The information contained in this document is provided on an "as is" basis and ROHM does not warrant that all information contained in this document is accurate an d/or error-free. ROHM shall not be in an y way responsible or liable for any damages, expenses or losses incurred by you or third parties resulting from inaccuracy or errors of or concerning such information.

[^0]:    Please set an initial value into Reserved bits

[^1]:    Please set an initial value into Reserved bits.

[^2]:    Please set an initial value into Reserved bits.

