8-bit shift register with output register Rev. 6 — 22 October 2021

### 1. General description

The 74HC594; 74HCT594 is an 8-bit serial-in/serial or parallel-out shift register with a storage register. Separate clock and reset inputs are provided on both shift and storage registers. The device features a serial input (DS) and a serial output (Q7S) to enable cascading. Data is shifted on the LOW-to-HIGH transitions of the SHCP input, and the data in the shift register is transferred to the storage register on a LOW-to-HIGH transition of the STCP input. If both clocks are connected together, the shift register will always be one clock pulse ahead of the storage register. A LOW level on one of the two register reset pins (SHR and STR) will clear the corresponding register. Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to voltages in excess of  $V_{CC}$ .

### 2. Features and benefits

- Synchronous serial input and output
- 8-bit parallel output
- · Shift and storage registers have independent direct clear and clocks
- Independent clocks for shift and storage registers
- 100 MHz (typical)
- Wide supply voltage range from 2.0 V to 6.0 V
- CMOS low power dissipation
- High noise immunity
- Latch-up performance exceeds 100 mA per JESD 78 Class II Level B
- Input levels:
  - For 74HC594: CMOS level
  - For 74HCT594: TTL level
- Complies with JEDEC standards
  - JESD8C (2.7 V to 3.6 V)
  - JESD7A (2.0 V to 6.0 V)
- ESD protection:
  - HBM JESD22-A114F exceeds 2000 V
  - MM JESD22-A115-A exceeds 200 V (C = 200 pF, R = 0 Ω)
- Multiple package options
- Specified from -40 °C to +85 °C and from -40 °C to +125 °C

### 3. Applications


- Serial-to parallel data conversion
- Remote control holding register

# ne<mark>x</mark>peria


### 4. Ordering information

Type number	Package	Package									
	Temperature range	Name	Description	Version							
74HC594D	-40 °C to +125 °C	SO16	plastic small outline package; 16 leads;	SOT109-1							
74HCT594D			body width 3.9 mm								
74HC594DB	-40 °C to +125 °C	SSOP16	plastic shrink small outline package; 16 leads;	SOT338-1							
74HCT594DB			body width 5.3 mm								
74HC594PW	-40 °C to +125 °C	TSSOP16	plastic thin shrink small outline package; 16 leads;	SOT403-1							
74HCT594PW			body width 4.4 mm								


### 5. Functional diagram



### 8-bit shift register with output register



### 6. Pinning information



6.1. Pinning

### 6.2. Pin description

Table 2. Pin description		
Symbol	Pin	Description
Q0, Q1, Q2, Q3, Q4, Q5, Q6, Q7	15, 1, 2, 3, 4, 5, 6, 7	parallel data output
GND	8	ground (0 V)
Q7S	9	serial data output
SHR	10	shift register reset (active LOW)
SHCP	11	shift register clock input
STCP	12	storage register clock input
STR	13	storage register reset (active LOW)
DS	14	serial data input
V <sub>CC</sub>	16	supply voltage

### 7. Functional description

#### Table 3. Function table

H = HIGH voltage level; L = LOW voltage level;  $\uparrow = LOW$ -to-HIGH transition; X = don't care.

Function	Input	Input							
	SHR	STR	SHCP	STCP	DS				
Clear shift register	L	Х	Х	Х	Х				
Clear storage register	Х	L	Х	Х	Х				
Load DS into shift register stage 0, advance previous stage data to the next stage	Н	Х	1	Х	H or L				
Transfer shift register data to storage register and outputs Qn	Х	Н	Х	1	Х				
Shift register one count pulse ahead of storage register	Н	Н	1	1	Х				

Downloaded from Arrow.com.

**Product data sheet** 

### 8. Limiting values

#### Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		Min	Max	Unit
V <sub>CC</sub>	supply voltage			-0.5	+7.0	V
I <sub>IK</sub>	input clamping current	$V_{I} < -0.5 V \text{ or } V_{I} > V_{CC} + 0.5 V$	[1]	-	±20	mA
Ι <sub>ΟΚ</sub>	output clamping current	$V_{\rm O}$ < -0.5 V or $V_{\rm O}$ > $V_{\rm CC}$ + 0.5 V	[1]	-	±20	mA
lo	output current	$V_{O}$ = -0.5 V to $V_{CC}$ + 0.5 V				
		Serial data output Q7S		-	±25	mA
		Parallel data output Qn		-	±35	mA
I <sub>CC</sub>	supply current	Serial data output Q7S		-	50	mA
		Parallel data output Qn		-	70	mA
I <sub>GND</sub>	ground current	Serial data output Q7S		-	-50	mA
		Parallel data output Qn		-	-70	mA
T <sub>stg</sub>	storage temperature			-65	+150	°C
P <sub>tot</sub>	total power dissipation	T <sub>amb</sub> = -40 °C to +125 °C	[2]	-	500	mW

[1] The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

[2] For SOT109-1 (SO16) package: P<sub>tot</sub> derates linearly with 12.4 mW/K above 110 °C.

For SOT338-1 (SSOP16) package: P<sub>tot</sub> derates linearly with 8.5 mW/K above 91 °C.

For SOT403-1 (TSSOP16) package:  $\mathsf{P}_{tot}$  derates linearly with 8.5 mW/K above 91 °C.

### 9. Recommended operating conditions

#### Table 5. Recommended operating conditions

Voltages are referenced to GND (ground = 0 V)

Symbol	Parameter	Conditions		74HC594	Ļ	7	Unit		
			Min	Тур	Max	Min	Тур	Мах	1
V <sub>CC</sub>	supply voltage		2.0	5.0	6.0	4.5	5.0	5.5	V
VI	input voltage		0	-	V <sub>CC</sub>	0	-	V <sub>CC</sub>	V
Vo	output voltage		0	-	V <sub>CC</sub>	0	-	V <sub>CC</sub>	V
T <sub>amb</sub>	ambient temperature		-40	-	+125	-40	-	+125	°C
Δt/ΔV	input transition rise and fall rate	V <sub>CC</sub> = 2.0 V	-	-	625	-	-	-	ns/V
		V <sub>CC</sub> = 4.5 V	-	1.67	139	-	1.67	139	ns/V
		V <sub>CC</sub> = 6.0 V	-	-	83	-	-	-	ns/V

### **10. Static characteristics**

#### Table 6. Static characteristics type 74HC594

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
T <sub>amb</sub> = 2	25 °C					
VIH	HIGH-level input voltage	V <sub>CC</sub> = 2.0 V	1.5	1.2	-	V
		V <sub>CC</sub> = 4.5 V	3.15	2.4	-	V
		V <sub>CC</sub> = 6.0 V	4.2	3.2	-	V
V <sub>IL</sub>	LOW-level input voltage	V <sub>CC</sub> = 2.0 V	-	0.8	0.5	V
		V <sub>CC</sub> = 4.5 V	-	2.1	1.35	V
		V <sub>CC</sub> = 6.0 V	-	2.8	1.8	V
V <sub>OH</sub>	HIGH-level output voltage	$V_{I} = V_{IH} \text{ or } V_{IL}$				
		Q7S; I <sub>O</sub> = -4.0 mA; V <sub>CC</sub> = 4.5 V	3.98	4.32	-	V
		Q7S; I <sub>O</sub> = -5.2 mA; V <sub>CC</sub> = 6.0 V	5.48	5.81	-	V
		Qn; I <sub>O</sub> = -6.0 mA; V <sub>CC</sub> = 4.5 V	3.98	4.32	-	V
		Qn; I <sub>O</sub> = -7.8 mA; V <sub>CC</sub> = 6.0 V	5.48	5.81	-	V
V <sub>OL</sub>	LOW-level output voltage	$V_{I} = V_{IH} \text{ or } V_{IL}$				
		Q7S; I <sub>O</sub> = 4.0 mA; V <sub>CC</sub> = 4.5 V	-	0.15	0.26	V
		Q7S; I <sub>O</sub> = 5.2 mA; V <sub>CC</sub> = 6.0 V	-	0.16	0.26	V
		Qn; $I_0$ = 6.0 mA; $V_{CC}$ = 4.5 V	-	0.15	0.26	V
		Qn; I <sub>O</sub> = 7.8 mA; V <sub>CC</sub> = 6.0 V	-	0.16	0.26	V
lı –	input leakage current	$V_{I} = V_{CC}$ or GND; $V_{CC} = 6.0 V$	-	-	±0.1	μA
I <sub>CC</sub>	supply current	$V_{I} = V_{CC}$ or GND; $I_{O} = 0$ A; $V_{CC} = 6.0$ V	-	-	8.0	μA
Ci	input capacitance		-	3.5	-	pF
T <sub>amb</sub> = -	40 °C to +85 °C					
V <sub>IH</sub>	HIGH-level input voltage	V <sub>CC</sub> = 2.0 V	1.5	-	-	V
		V <sub>CC</sub> = 4.5 V	3.15	-	-	V
		V <sub>CC</sub> = 6.0 V	4.2	-	-	V
V <sub>IL</sub>	LOW-level input voltage	V <sub>CC</sub> = 2.0 V	-	-	0.5	V
		V <sub>CC</sub> = 4.5 V	-	-	1.35	V
		V <sub>CC</sub> = 6.0 V	-	-	1.8	V
V <sub>OH</sub>	HIGH-level output voltage	$V_{I} = V_{IH} \text{ or } V_{IL}$				
		Q7S; I <sub>O</sub> = -4.0 mA; V <sub>CC</sub> = 4.5 V	3.84	-	-	V
		Q7S; I <sub>O</sub> = -5.2 mA; V <sub>CC</sub> = 6.0 V	5.34	-	-	V
		Qn; I <sub>O</sub> = -6.0 mA; V <sub>CC</sub> = 4.5 V	3.84	-	-	V
		Qn; I <sub>O</sub> = -7.8 mA; V <sub>CC</sub> = 6.0 V	5.34	-	-	V
V <sub>OL</sub>	LOW-level output voltage	$V_{I} = V_{IH} \text{ or } V_{IL}$				
		Q7S; I <sub>O</sub> = 4.0 mA; V <sub>CC</sub> = 4.5 V	-	-	0.33	V
		Q7S; I <sub>O</sub> = 5.2 mA; V <sub>CC</sub> = 6.0 V	-	-	0.33	V
		Qn; I <sub>O</sub> = 6.0 mA; V <sub>CC</sub> = 4.5 V	-	-	0.33	V
		Qn; I <sub>O</sub> = 7.8 mA; V <sub>CC</sub> = 6.0 V	-	-	0.33	V
I	input leakage current	$V_1 = V_{CC}$ or GND; $V_{CC} = 6.0$ V	-	-	±1.0	μA
I <sub>CC</sub>	supply current	$V_{I} = V_{CC}$ or GND; $I_{O} = 0$ A; $V_{CC} = 6.0$ V	-	_	80	μA

### 8-bit shift register with output register

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
T <sub>amb</sub> = -4	40 °C to +125 °C		,			
VIH	HIGH-level input voltage	V <sub>CC</sub> = 2.0 V	1.5	-	-	V
		V <sub>CC</sub> = 4.5 V	3.15	-	-	V
		V <sub>CC</sub> = 6.0 V	4.2	-	-	V
V <sub>IL</sub>	LOW-level input voltage	V <sub>CC</sub> = 2.0 V	-	-	0.5	V
		V <sub>CC</sub> = 4.5 V	-	-	1.35	V
		V <sub>CC</sub> = 6.0 V	-	-	1.8	V
V <sub>OH</sub>	HIGH-level output voltage	$V_{I} = V_{IH} \text{ or } V_{IL}$				
		Q7S; I <sub>O</sub> = -4.0 mA; V <sub>CC</sub> = 4.5 V	3.7	-	-	V
		Q7S; I <sub>O</sub> = -5.2 mA; V <sub>CC</sub> = 6.0 V	5.2	-	-	V
		Qn; I <sub>O</sub> = -6.0 mA; V <sub>CC</sub> = 4.5 V	3.7	-	-	V
		Qn; I <sub>O</sub> = -7.8 mA; V <sub>CC</sub> = 6.0 V	5.2	-	-	V
V <sub>OL</sub>	LOW-level output voltage	V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub>				
		Q7S; I <sub>O</sub> = 4.0 mA; V <sub>CC</sub> = 4.5 V	-	-	0.4	V
		Q7S; I <sub>O</sub> = 5.2 mA; V <sub>CC</sub> = 6.0 V	-	-	0.4	V
		Qn; I <sub>O</sub> = 6.0 mA; V <sub>CC</sub> = 4.5 V	-	-	0.4	V
		Qn; I <sub>O</sub> = 7.8 mA; V <sub>CC</sub> = 6.0 V	-	-	0.4	V
lı –	input leakage current $V_I = V_{CC}$ or GND; $V_{CC} = 6.0$ V		-	-	±1.0	μA
I <sub>CC</sub>	supply current	-	-	160	μA	

#### Table 7. Static characteristics type 74HCT594

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
T <sub>amb</sub> = 2	5 °C					
V <sub>IH</sub>	HIGH-level input voltage	V <sub>CC</sub> = 4.5 V to 5.5 V	2.0	1.6	-	V
V <sub>IL</sub>	LOW-level input voltage	V <sub>CC</sub> = 4.5 V to 5.5 V	-	1.2	0.8	V
V <sub>OH</sub>	HIGH-level output voltage	V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub>				
		Q7S; I <sub>O</sub> = -4.0 mA; V <sub>CC</sub> = 4.5 V	3.98	4.32	-	V
		Qn; I <sub>O</sub> = -6.0 mA; V <sub>CC</sub> = 4.5 V	3.98	4.32	-	V
V <sub>OL</sub>	LOW-level output voltage	$V_{I} = V_{IH} \text{ or } V_{IL}$				
		Q7S; I <sub>O</sub> = 4.0 mA; V <sub>CC</sub> = 4.5 V	-	0.15	0.26	V
		Qn; I <sub>O</sub> = 6.0 mA; V <sub>CC</sub> = 4.5 V	-	0.16	0.26	V
l <sub>l</sub>	input leakage current	$V_1 = V_{CC}$ or GND; $V_{CC} = 5.5 V$	-	-	±0.1	μA
I <sub>CC</sub>	supply current	$V_{I} = V_{CC}$ or GND; $I_{O} = 0$ A; $V_{CC} = 5.5$ V	-	-	8.0	μA
ΔI <sub>CC</sub>	additional supply current	per input pin; V <sub>I</sub> = V <sub>CC</sub> - 2.1 V and other inputs at V <sub>CC</sub> or GND; I <sub>O</sub> = 0 A; V <sub>CC</sub> = 4.5 V to 5.5 V				
		pins SHR, SHCP, STCP, STR	-	150	540	μA
		pin DS	-	25	90	μA
Ci	input capacitance		-	3.5	-	pF

### 8-bit shift register with output register

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
T <sub>amb</sub> = -	40 °C to +85 °C		1	1	1	
V <sub>IH</sub>	HIGH-level input voltage	V <sub>CC</sub> = 4.5 V to 5.5 V	2.0	-	-	V
V <sub>IL</sub>	LOW-level input voltage	V <sub>CC</sub> = 4.5 V to 5.5 V	-	-	0.8	V
V <sub>OH</sub>	HIGH-level output voltage	$V_{I} = V_{IH} \text{ or } V_{IL}$				
		Q7S; I <sub>O</sub> = -4.0 mA; V <sub>CC</sub> = 4.5 V	3.84	-	-	V
		Qn; I <sub>O</sub> = -6.0 mA; V <sub>CC</sub> = 4.5 V	3.84	-	-	V
V <sub>OL</sub>	LOW-level output voltage	$V_{I} = V_{IH} \text{ or } V_{IL}$				
		Q7S; I <sub>O</sub> = 4.0 mA; V <sub>CC</sub> = 4.5 V	-	-	0.33	V
		Qn; I <sub>O</sub> = 6.0 mA; V <sub>CC</sub> = 4.5 V	-	-	0.33	V
lı	input leakage current	$V_{I} = V_{CC}$ or GND; $V_{CC} = 5.5 V$	-	-	±1.0	μA
I <sub>CC</sub>			-	-	80	μA
∆I <sub>CC</sub>	additional supply current	per input pin; $V_1 = V_{CC} - 2.1 \text{ V}$ and other inputs at $V_{CC}$ or GND; $I_0 = 0 \text{ A}$ ; $V_{CC} = 4.5 \text{ V}$ to 5.5 V				
		pins SHR, SHCP, STCP, STR	-	-	675	μA
		pin DS	-	-	112.5	μA
T <sub>amb</sub> = -	40 °C to +125 °C		1	1	1	-
V <sub>IH</sub>	HIGH-level input voltage	V <sub>CC</sub> = 4.5 V to 5.5 V	2.0	-	-	V
V <sub>IL</sub>	LOW-level input voltage	V <sub>CC</sub> = 4.5 V to 5.5 V	-	-	0.8	V
V <sub>OH</sub>	HIGH-level output voltage	$V_{I} = V_{IH} \text{ or } V_{IL}$				
		Q7S; I <sub>O</sub> = -4.0 mA; V <sub>CC</sub> = 4.5 V	3.7	-	-	V
		Qn; I <sub>O</sub> = -6.0 mA; V <sub>CC</sub> = 4.5 V	3.7	-	-	V
V <sub>OL</sub>	LOW-level output voltage	$V_{I} = V_{IH} \text{ or } V_{IL}$				
		Q7S; I <sub>O</sub> = 4.0 mA; V <sub>CC</sub> = 4.5 V	-	-	0.4	V
		Qn; I <sub>O</sub> = 6.0 mA; V <sub>CC</sub> = 4.5 V	-	-	0.4	V
l <sub>l</sub>	input leakage current	$V_{I} = V_{CC}$ or GND; $V_{CC} = 5.5 V$	-	-	±1.0	μA
I <sub>CC</sub>	supply current	$V_{I} = V_{CC}$ or GND; $I_{O} = 0$ A; $V_{CC} = 5.5$ V	-	-	160	μA
ΔI <sub>CC</sub>	additional supply current	per input pin; $V_I = V_{CC} - 2.1 \text{ V}$ and other inputs at $V_{CC}$ or GND; $I_O = 0 \text{ A}$ ; $V_{CC} = 4.5 \text{ V}$ to 5.5 V				
		pins SHR, SHCP, STCP, STR	-	-	735	μA
		pin DS	-	-	122.5	μA

### **11. Dynamic characteristics**

#### Table 8. Dynamic characteristics type 74HC594

GND = 0 V;  $t_r = t_f = 6 ns$ ;  $C_L = 50 pF$ ; For test circuit see Fig. 14.

Symbol	Parameter	Conditions		25 °C		-40 °C to +85 °C		-40 °C to +125 °C		Unit
			Min	Тур	Max	Min	Мах	Min	Max	1
t <sub>pd</sub>	propagation	SHCP to Q7S; see Fig. 8 [1]								
	delay	V <sub>CC</sub> = 2.0 V	-	44	150	-	185	-	225	ns
		V <sub>CC</sub> = 4.5 V	-	16	30	-	37	-	45	ns
		V <sub>CC</sub> = 5.0 V; C <sub>L</sub> = 15 pF	-	13	-	-	-	-	-	ns
		V <sub>CC</sub> = 6.0 V	-	14	26	-	31	-	38	ns
		STCP to Qn; see Fig. 9								
		V <sub>CC</sub> = 2.0 V	-	44	150	-	185	-	225	ns
		V <sub>CC</sub> = 4.5 V	-	16	30	-	37	-	45	ns
		V <sub>CC</sub> = 5.0 V; C <sub>L</sub> = 15 pF	-	13	-	-	-	-	-	ns
		V <sub>CC</sub> = 6.0 V	-	14	26	-	31	-	38	ns
	HIGH	SHR to Q7S; see Fig. 12								
	to LOW	V <sub>CC</sub> = 2.0 V	-	39	150	-	185	-	225	ns
	propagation delay	V <sub>CC</sub> = 4.5 V	-	14	30	-	37	-	45	ns
	,	V <sub>CC</sub> = 5.0 V; C <sub>L</sub> = 15 pF	-	11	-	-	-	-	-	ns
		V <sub>CC</sub> = 6.0 V	-	12	26	-	31	-	38	ns
		STR to Qn; see Fig. 13								
		V <sub>CC</sub> = 2.0 V	-	39	125	-	155	-	185	ns
		V <sub>CC</sub> = 4.5 V	-	14	25	-	31	-	37	ns
		V <sub>CC</sub> = 5.0 V; C <sub>L</sub> = 15 pF	-	11	-	-	-	-	-	ns
		V <sub>CC</sub> = 6.0 V	-	12	21	-	26	-	31	ns
t <sub>THL</sub>	HIGH to	Q7S; see <u>Fig. 8</u>								
	LOW output transition	V <sub>CC</sub> = 2.0 V	-	19	75	-	95	-	110	ns
	time	V <sub>CC</sub> = 4.5 V	-	7	15	-	19	-	22	ns
		V <sub>CC</sub> = 6.0 V	-	6	13	-	16	-	19	ns
		Qn								
		V <sub>CC</sub> = 2.0 V	-	14	60	-	75	-	90	ns
		V <sub>CC</sub> = 4.5 V	-	5	12	-	15	-	18	ns
		V <sub>CC</sub> = 6.0 V	-	4	10	-	13	-	15	ns
t <sub>TLH</sub>	LOW to	Q7S; see <u>Fig. 8</u>								
	HIGH output transition	V <sub>CC</sub> = 2.0 V	-	19	75	-	95	-	110	ns
	time	V <sub>CC</sub> = 4.5 V	-	7	15	-	19	-	22	ns
		V <sub>CC</sub> = 6.0 V	-	6	13	-	16	-	19	ns
		Qn								1
		V <sub>CC</sub> = 2.0 V	-	14	60	-	75	-	90	ns
		V <sub>CC</sub> = 4.5 V	-	5	12	-	15	-	18	ns
		V <sub>CC</sub> = 6.0 V	_	4	10	-	13	-	15	ns

### 8-bit shift register with output register

Symbol	Parameter	Conditions		25 °C		-40 °C t	o +85 °C	-40 °C t	o +125 °C	Unit
			Min	Тур	Max	Min	Мах	Min	Мах	
t <sub>W</sub>	pulse width	SHCP (HIGH or LOW); see <u>Fig. 8</u>								
		V <sub>CC</sub> = 2.0 V	80	10	-	100	-	120	-	ns
		V <sub>CC</sub> = 4.5 V	16	4	-	20	-	24	-	ns
		V <sub>CC</sub> = 6.0 V	14	3	-	17	-	20	-	ns
		STCP (HIGH or LOW); see <u>Fig. 9</u>								
		V <sub>CC</sub> = 2.0 V	80	10	-	100	-	120	-	ns
		V <sub>CC</sub> = 4.5 V	16	4	-	20	-	24	-	ns
		V <sub>CC</sub> = 6.0 V	14	3	-	17	-	20	-	ns
		SHR and STR (HIGH or LOW); see <u>Fig. 12</u> and <u>Fig. 13</u>								
		V <sub>CC</sub> = 2.0 V	80	14	-	100	-	120	-	ns
		V <sub>CC</sub> = 4.5 V	16	5	-	20	-	24	-	ns
		V <sub>CC</sub> = 6.0 V	14	4	-	17	-	20	-	ns
t <sub>su</sub>	set-up time	DS to SHCP; see Fig. 10								
		V <sub>CC</sub> = 2.0 V	100	10	-	125	-	150	-	ns
		V <sub>CC</sub> = 4.5 V	20	4	-	25	-	30	-	ns
		V <sub>CC</sub> = 6.0 V	17	3	-	21	-	26	-	ns
		SHR to STCP; see Fig. 11								
		V <sub>CC</sub> = 2.0 V	100	14	-	125	-	150	-	ns
		V <sub>CC</sub> = 4.5 V	20	5	-	25	-	30	-	ns
		V <sub>CC</sub> = 6.0 V	17	4	-	21	-	26	-	ns
		SHCP to STCP; see Fig. 9								
		V <sub>CC</sub> = 2.0 V	100	17	-	125	-	150	-	ns
		V <sub>CC</sub> = 4.5 V	20	6	-	25	-	30	-	ns
		V <sub>CC</sub> = 6.0 V	17	5	-	21	-	26	-	ns
t <sub>h</sub>	hold time	DS to SHCP; see Fig. 10								
		V <sub>CC</sub> = 2.0 V	25	-8	-	30	-	35	-	ns
		V <sub>CC</sub> = 4.5 V	5	-3	-	6	-	7	-	ns
		V <sub>CC</sub> = 6.0 V	4	-2	-	5	-	6	-	ns
t <sub>rec</sub>	recovery time	SHR to SHCP and STR to STCP; see <u>Fig. 12</u> and <u>Fig. 13</u>								
		V <sub>CC</sub> = 2.0 V	50	-14	-	65	-	75	-	ns
		V <sub>CC</sub> = 4.5 V	10	-5	-	13	-	15	-	ns
		V <sub>CC</sub> = 6.0 V	9	-4	-	11	-	13	-	ns

#### 8-bit shift register with output register

Symbol	Parameter	Conditions	25 °C			-40 °C to +85 °C		-40 °C to +125 °C		Unit
			Min	Тур	Max	Min	Max	Min	Max	
f <sub>max</sub>	maximum frequency	SHCP or STCP; see <u>Fig. 8</u> and <u>Fig. 9</u>								
		V <sub>CC</sub> = 2.0 V	6.0	30	-	4.8	-	4.0	-	MHz
		V <sub>CC</sub> = 4.5 V	30	92	-	24	-	20	-	MHz
		V <sub>CC</sub> = 5.0 V; C <sub>L</sub> = 15 pF	-	100	-	-	-	-	-	MHz
		V <sub>CC</sub> = 6.0 V	35	109	-	28	-	24	-	MHz
C <sub>PD</sub>	power dissipation capacitance	$V_i = GND$ to $V_{CC}$ ; $V_{CC} = 5 V$ ; [2] $f_i = 1 MHz$	-	84	-	-	-	-	-	pF

 $f_o = output$  frequency in MHz;

 $C_L$  = output load capacitance in pF;

V<sub>CC</sub> = supply voltage in V;

N = number of inputs switching;  $\Sigma(C_L \times V_{CC}^2 \times f_0)$  = sum of outputs.

#### Table 9. Dynamic characteristics type 74HCT594

GND = 0 V;  $V_{CC}$  = 4.5 V;  $t_r$  =  $t_f$  = 6 ns;  $C_L$  = 50 pF; For test circuit see Fig. 14.

Symbol	Parameter	Conditions		25 °C			-40 °C to +85 °C		-40 °C to +125 °C	
				Тур	Max	Min	Max	Min	Max	
t <sub>pd</sub>	propagation	SHCP to Q7S; see Fig. 8	I] -	18	32	-	40	-	48	ns
	delay	V <sub>CC</sub> = 5.0 V; C <sub>L</sub> = 15 pF	-	15	-	-	-	-	-	ns
		STCP to Qn; see Fig. 9	-	18	32	-	40	-	48	ns
		V <sub>CC</sub> = 5.0 V; C <sub>L</sub> = 15 pF	-	15	-	-	-	-	-	ns
t <sub>PHL</sub>	HIGH	SHR to Q7S; see Fig. 12	-	17	30	-	38	-	45	ns
	to LOW propagation	V <sub>CC</sub> = 5.0 V; C <sub>L</sub> = 15 pF	-	14	-	-	-	-	-	ns
	delay	STR to Qn; see Fig. 13	-	17	30	-	38	-	45	ns
	,	V <sub>CC</sub> = 5.0 V; C <sub>L</sub> = 15 pF	-	14	-	-	-	-	-	ns
t <sub>THL</sub>	HIGH to LOW output transition time	Q7S; see <u>Fig. 8</u>								
		V <sub>CC</sub> = 4.5 V	-	7	15	-	19	-	22	ns
		Qn								
		V <sub>CC</sub> = 4.5 V	-	5	12	-	15	-	18	ns
t <sub>TLH</sub>	LOW to HIGH output transition time	Q7S; see <u>Fig. 8</u>								
		V <sub>CC</sub> = 4.5 V	-	7	15	-	19	-	22	ns
		Qn								
		V <sub>CC</sub> = 4.5 V	-	5	12	-	15	-	18	ns
t <sub>W</sub>	pulse width	SHCP (HIGH or LOW); see <u>Fig. 8</u>	16	4	-	20	-	24	-	ns
		STCP (HIGH or LOW); see <u>Fig. 9</u>	16	4	-	20	-	24	-	ns
		SHR and STR (HIGH or LOW); see <u>Fig. 12</u> and <u>Fig. 13</u>	16	6	-	20	-	24	-	ns

#### 8-bit shift register with output register

Symbol	Parameter	Conditions	25 °C			-40 °C to +85 °C		-40 °C to +125 °C		Unit
			Min	Тур	Max	Min	Мах	Min	Max	1
t <sub>su</sub>	set-up time	DS to SHCP; see Fig. 10	20	4	-	25	-	30	-	ns
		SHR to STCP; see Fig. 11	20	6	-	25	-	30	-	ns
		SHCP to STCP; see Fig. 9	20	7	-	25	-	30	-	ns
t <sub>h</sub>	hold time	DS to SHCP; see Fig. 10	5	-3	-	6	-	7	-	ns
t <sub>rec</sub>	recovery time	SHR to SHCP and STR to STCP; see <u>Fig. 12</u> and <u>Fig. 13</u>	10	-5	-	13	-	15	-	ns
f <sub>max</sub>	maximum frequency	SHCP or STCP; see <u>Fig. 8</u> and <u>Fig. 9</u>	30	92	-	24	-	20	-	MHz
		V <sub>CC</sub> = 5.0 V; C <sub>L</sub> = 15 pF	-	100	-	-	-	-	-	MHz
C <sub>PD</sub>	power dissipation capacitance	$V_{I} = GND \text{ to } V_{CC} - 1.5 \text{ V};$ [2] $V_{CC} = 5 \text{ V}; f_{i} = 1 \text{ MHz}$	-	89	-	-	-	-	-	pF

 $P_D = C_{PD} \times V_{CC}^2 \times f_i \times N + \sum (C_L \times V_{CC}^2 \times f_o)$  where:

f<sub>i</sub> = input frequency in MHz;


f<sub>o</sub> = output frequency in MHz;

C<sub>L</sub> = output load capacitance in pF;

V<sub>CC</sub> = supply voltage in V;

N = number of inputs switching;  $\Sigma(C_L \times V_{CC}^2 \times f_0)$  = sum of outputs.

### 11.1. Waveforms and test circuit




The shift clock (SHCP) to output (Q7S) propagation delays, the shift clock pulse width, the maximum shift Fig. 8. clock frequency, and output transition times

Downloaded from Arrow.com.


**Product data sheet** 

#### 8-bit shift register with output register



The shaded areas indicate when the input is permitted to change for predictable output performance.


#### Fig. 10. The data set-up time and hold times for DS input to SHCP



74HC\_HCT594


13 / 21

#### 8-bit shift register with output register



Measurement points are given in <u>Table 10</u>.

Fig. 12. The shift reset (SHR) pulse width, the shift reset to output (Q7S) propagation delay and the shift reset to shift clock (SHCP) recovery time




### Fig. 13. The storage reset (STR) pulse width, the storage reset to output (Qn) propagation delay and the storage reset to storage clock (STCP) recovery time

#### Table 10. Measurement points

Туре	Input	Output	
	V <sub>M</sub>	V <sub>M</sub>	
74HC594	$0.5 \times V_{CC}$	$0.5 \times V_{CC}$	
74HCT594	1.3 V	1.3 V	


#### 8-bit shift register with output register



#### Table 11. Test data

Туре	Input		Load		S1 position		
	VI	t <sub>r</sub> , t <sub>f</sub>	CL	R <sub>L</sub>	t <sub>PHL</sub> , t <sub>PLH</sub>	t <sub>PZH</sub> , t <sub>PHZ</sub>	t <sub>PZL</sub> , t <sub>PLZ</sub>
74HC594	V <sub>CC</sub>	6 ns	15 pF, 50 pF	1 kΩ	open	GND	V <sub>CC</sub>
74HCT594	3 V	6 ns	15 pF, 50 pF	1 kΩ	open	GND	V <sub>CC</sub>

### 12. Package outline



#### Fig. 15. Package outline SOT109-1 (SO16)

74HC\_HCT594

#### 8-bit shift register with output register




Fig. 16. Package outline SOT338-1 (SSOP16)

#### 8-bit shift register with output register




Fig. 17. Package outline SOT403-1 (TSSOP16)

### 13. Abbreviations

Table 12. Abbreviations					
Acronym	Description				
CMOS	Complementary Metal Oxide Semiconductor				
DUT	Device Under Test				
ESD	ElectroStatic Discharge				
HBM	Human Body Model				
MM	Machine Model				
TTL	Transistor-Transistor Logic				

### 14. Revision history

Table 13. Revision history								
Document ID	Release date	Data sheet status	Change notice	Supersedes				
74HC_HCT594 v.6	20211022	Product data sheet	-	74HC_HCT594 v.5				
Modifications:	Type number	Type number 74HCT594PW (SOT403-1/TSSOP16) added.						
74HC_HCT594 v.5	20210812	Product data sheet	-	74HC_HCT594 v.4				
Modifications:	guidelines o Legal texts Type number	of this data sheet has beer of Nexperia. have been adapted to the r ers 74HC594PW (SOT403- Derating values for P <sub>tot</sub> total	new company nar -1/TSSOP16) add	ne where appropriate. led.				
74HC_HCT594 v.4	20160225	Product data sheet	-	74HC_HCT594 v.3				
Modifications:	Type number	ers 74HC594N and 74HCT	594N (SOT38-4)	removed.				
74HC_HCT594 v.3	20061220	Product data sheet	-	74HC_HCT594_CNV v.2				
Modifications:	guidelines c Legal texts	<ul> <li>The format of this data sheet has been redesigned to comply with the new identity guidelines of NXP Semiconductors.</li> <li>Legal texts have been adapted to the new company name where appropriate.</li> <li><u>Table 1</u>: Ordering information updated.</li> </ul>						
74HC_HCT594_CNV v.2	19970908	Product specification	-	74HC_HCT594_CNV v.1				

### 15. Legal information

#### Data sheet status

Document status [1][2]	Product status [3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

 Please consult the most recently issued document before initiating or completing a design.

- [2] The term 'short data sheet' is explained in section "Definitions".
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the internet at <u>https://www.nexperia.com</u>.

#### **Definitions**

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Nexperia does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local Nexperia sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

**Product specification** — The information and data provided in a Product data sheet shall define the specification of the product as agreed between Nexperia and its customer, unless Nexperia and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the Nexperia product is deemed to offer functions and qualities beyond those described in the Product data sheet.

#### **Disclaimers**

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, Nexperia does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Nexperia takes no responsibility for the content in this document if provided by an information source outside of Nexperia.

In no event shall Nexperia be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, Nexperia's aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of Nexperia.

**Right to make changes** — Nexperia reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — Nexperia products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an Nexperia product can reasonably be expected to result in personal

#### 8-bit shift register with output register

injury, death or severe property or environmental damage. Nexperia and its suppliers accept no liability for inclusion and/or use of Nexperia products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Quick reference data** — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. Nexperia makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using Nexperia products, and Nexperia accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the Nexperia product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

Nexperia does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using Nexperia products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). Nexperia does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — Nexperia products are sold subject to the general terms and conditions of commercial sale, as published at <u>http://www.nexperia.com/profile/terms</u>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Nexperia hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of Nexperia products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific Nexperia product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. Nexperia accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without Nexperia's warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond Nexperia's specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies Nexperia for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond Nexperia's standard warranty and Nexperia's product specifications.

**Translations** — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

#### Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

### **Contents**

1. General description	1
2. Features and benefits	1
3. Applications	1
4. Ordering information	2
5. Functional diagram	2
6. Pinning information	4
6.1. Pinning	4
6.2. Pin description	4
7. Functional description	4
8. Limiting values	5
9. Recommended operating conditions	5
10. Static characteristics	6
11. Dynamic characteristics	9
11.1. Waveforms and test circuit	12
12. Package outline	16
13. Abbreviations	19
14. Revision history	19
15. Legal information	20

© Nexperia B.V. 2021. All rights reserved

For more information, please visit: http://www.nexperia.com For sales office addresses, please send an email to: salesaddresses@nexperia.com Date of release: 22 October 2021

Downloaded from Arrow.com.

**Product data sheet**