						F	REVISI	ONS										
LTR				DESCF	RIPTIO	N					DA	TE (Y	R-MO-I	(-MO-DA) APPROVED)	
A	Add device throughout.	type 04	I. Add 3.10, 3	3.10.1, ;	and 3.1	0.2. E	ditorial	change	s		92-03-04 N			M. A	. Frye			
В	Changes in	accord	ance with NC	R 5962	2-R057-	-96						96-0)3-13		M. A	M. A. Frye		
С	Update dra	Update drawing to current requirements. Editorial changes throu						hrough	out g	jap	01-11-08				Raymond Monnin			
D	Boilerplate update, part of 5 year review. ksr										07-04-02				Robert M. Heber			
		•	- ² I															
THE ORIGINAL	FRONT PAG	GE HAS	BEEN REPL	ACED.														
SHEET																		
REV																		
SHEET																		
REV STATUS			REV	1	D	D	D	D	D	D	D	D	D	D	D			
OF SHEETS			SHEET		1	2	3	4	5	6	7	8	9	10	11			
PMIC N/A			PREPAREI	D BY														
			Kenneth	s. Ric	e				DE	EFEN	SE SI	JPPL	Y CE	NTEF		.UMB	US	
STA	NDARD		CHECKED	BY						CC		BUS	, OHI	0 432	218-39	990		
MICRO			Charles	Reusin	g						nttp)://ww	w.as	CC.01	a.mii			
			APPROVE	DBY								_						
THIS DRAWIN FOR US DEPAR	IG IS AVAILA SE BY ALL RTMENTS	BLE	Michael	A. Frye)			MIC CM	CRO OS,		CUIT	, ME AMM	MOF	RY, D E LC	IGIT GIC	AL, ARF	RAY,	
AND AGEN DEPARTMEN	ICIES OF TH	E NSE	DRAWING	APPR		DATE		MO	NOL	_II'HI	C SI	LICC	JN					
			89-	08-23														
AM	SC N/A		REVISION	LEVEL	D			SI	ZE	CA	GE CC	DE		59	962-	·897	55	
				1	<u>ل</u>			SHFI	=т		J. 200	•	<u> </u>					
									- '		1	OF	11					

DSCC FORM 2233 APR 97

.

I. SCOFE

1.1 <u>Scope</u>. This drawing describes device requirements for MIL-STD-883 compliant, non-JAN class level B microcircuits in accordance with MIL-PRF-38535, appendix A.

1.2 Part or Identifying Number (PIN). The complete PIN is as shown in the following example:



1.2.1 Device type(s). The device type(s) identify the circuit function as follows:

Device type	<u>Generic number</u>	Circuit function	Access time
01	C22V10L	22-input 10-output and-or-logic array	25 ns
02	C22V10L	22-input 10-output and-or-logic array	30 ns
03	C22V10L	22-input 10-output and-or-logic array	40 ns
04	C22V10L	22-input 10-output and-or-logic array	20 ns

1.2.2 <u>Case outline(s)</u>. The case outline(s) are as designated in MIL-STD-1835 and as follows:

Outline letter	Descriptive designator	<u>Terminals</u>	Package style
к	GDFP2-F24 or CDFP3-F24	24	Flat package
L	GDIP3-T24 or CDIP4-T24	24	Dual-in-line
3	CQCC1-N28	28	Leadless chip carrier

1.2.3 Lead finish. The lead finish is as specified in MIL-PRF-38535, appendix A.

1.3 Absolute maximum ratings. 1/

Supply voltage range	-0.5 V dc to +7.0 V dc
Input voltage range	-2.0 V dc to +7.0 V dc 2/
Output voltage applied	-0.5 V dc to +7.0 V dc 2/
Output sink current	16 mA
Thermal resistance, junction-to-case (θ_{IC})	See MIL-STD-1835
Maximum power dissipation (P _D) 3/	1.2 W
Maximum junction temperature	+175°C
Lead temperature (soldering, 10 seconds maximum)	+300°C
· · · ·	

<u>1</u>/ All voltages referenced to V_{SS} .

2/ Minimum voltage is -0.6 V dc which may undershoot to -2.0 V dc for pulses of less than 20 ns.

Maximum output pin voltage is V_{CC} +0.75 V dc which may overshoot to +7.0 V dc for pulses of less than 20 ns.

 $\underline{3}/$ Must withstand the added P_D due to short circuit test; e.g., $\mathsf{I}_\mathsf{OS}.$

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89755
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL D	SHEET 2
DSCC FORM 2224			

1.4 Recommended operating conditions.

Supply voltage range (V _{CC})	4.5 V dc to 5.5 V dc
High level input voltage (VIH)	2.0 V dc minimum
Low level input voltage (VII)	0.8 V dc maximum
Case operating temperature range (T _c)	-55°C to +125°C

2. APPLICABLE DOCUMENTS

2.1 <u>Government specification, standards, and handbooks</u>. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

DEPARTMENT OF DEFENSE SPECIFICATION

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

DEPARTMENT OF DEFENSE STANDARDS

MIL-STD-883	-	Test Method Standard Microcircuits.
MIL-STD-1835	-	Interface Standard Electronic Component Case Outlines.

DEPARTMENT OF DEFENSE HANDBOOKS

MIL-HDBK-103 - List of Standard Microcircuit Drawings. MIL-HDBK-780 - Standard Microcircuit Drawings.

(Copies of these documents are available online at <u>http://assist.daps.dla.mil/quicksearch/</u> or <u>http://assist.daps.dla.mil</u> or from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

2.2 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

3. REQUIREMENTS

3.1 <u>Item requirements</u>. The individual item requirements shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein. Product built to this drawing that is produced by a Qualified Manufacturer Listing (QML) certified and qualified manufacturer or a manufacturer who has been granted transitional certification to MIL-PRF-38535 may be processed as QML product in accordance with the manufacturers approved program plan and qualifying activity approval in accordance with MIL-PRF-38535. This QML flow as documented in the Quality Management (QM) plan may make modifications to the requirements herein. These modifications shall not affect form, fit, or function of the device. These modifications shall not affect the PIN as described herein. A "Q" or "QML" certification mark in accordance with MIL-PRF-38535 is required to identify when the QML flow option is used.

3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535, appendix A and herein.

3.2.1 <u>Terminal connections</u>. The terminal connections shall be as specified on figure 1.

3.2.2 Truth table. The truth table shall be as specified on figure 2.

3.2.2.1 <u>Unprogrammed devices</u>. The truth table for unprogrammed devices for contracts involving no altered item drawing shall be as specified on figure 2. When required in group A, C, or D inspections (see 4.3), the devices shall be programmed by the manufacturer prior to test with a minimum of 50 percent of the total number of gates programmed or to any altered item drawing pattern which includes at least 25 percent of the total number of gates programmed.

3.2.2.2 Programmed devices. The requirements for supplying programmed devices are not part of this drawing.

3.2.3 <u>Case outlines</u>. The case outlines shall be in accordance with 1.2.2 herein.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89755
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		D	3

3.3 <u>Electrical performance characteristics</u>. Unless otherwise specified herein, the electrical performance characteristics are as specified in table I and shall apply over the full case operating temperature range.

3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are described in table I.

3.5 <u>Marking</u>. Marking shall be in accordance with MIL-PRF-38535, appendix A. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device.

3.5.1 <u>Certification/compliance mark</u>. A compliance indicator "C" shall be marked on all non-JAN devices built in compliance to MIL-PRF-38535, appendix A. The compliance indicator "C" shall be replaced with a "Q" or "QML" certification mark in accordance with MIL-PRF-38535 to identify when the QML flow option is used.

3.6 <u>Certificate of compliance</u>. A certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6 herein). The certificate of compliance submitted to DSCC-VA prior to listing as an approved source of supply shall affirm that the manufacturer's product meets the requirements of MIL-PRF-38535, appendix A and the requirements herein.

3.7 <u>Certificate of conformance</u>. A certificate of conformance as required in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing.

3.8 Notification of change. Notification of change to DSCC-VA shall be required for any change that affects this drawing.

3.9 <u>Verification and review</u>. DSCC, DSCC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.

3.10 <u>Processing options</u>. Since the device is capable of being programmed by either the manufacturer or the user to result in a wide variety of configurations; two processing options are provided for selection in the contract, using an altered item drawing.

3.10.1 <u>Unprogrammed device delivered to the user</u>. All testing shall be verified through group A testing as defined in 3.2.2.1 and table II. It is recommended that users perform subgroups 7 and 9 after programming to verify the specific program configuration.

3.10.2 <u>Manufacturer-programmed device delivered to the user</u>. All testing requirements and quality assurance pro- visions herein, including the requirements of the altered item drawing, shall be satisfied by the manufacturer prior to delivery.

4. VERIFICATION

4.1 <u>Sampling and inspection</u>. Sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix A.

4.2 <u>Screening</u>. Screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. The following additional criteria shall apply:

- a. Burn-in test, method 1015 of MIL-STD-883.
 - (1) Test condition D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1015 of MIL-STD-883.
 - (2) $T_A = +125^{\circ}C$, minimum.
- b. Interim and final electrical test parameters shall be as specified in table II herein, except interim electrical parameter tests prior to burn-in are optional at the discretion of the manufacturer.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89755
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL D	SHEET 4
DSCC FORM 2234			

	Т	ABLE I. <u>Electrical per</u>	formance	e characte	eristics	<u>3</u> .			
Test Symbol		Conditions 1. $V_{SS} = 0 V$ $4.5 V \le V_{CC} \le 5$. $-55^{\circ}C \le T_{C} \le +12$	/ 5 V 25°C	Group A subgroup:		Device type	Lin	Limits	
		unless otherwise spo	ecified				Min	Max	
High level output voltage	V _{OH}	$I_0 = -2.0 \text{ mA } V_{IL} = 0$ $V_{IH} = 2$.8 V 2.0 V	1, 2,	3	All	2.4		V
Low level output voltage	V _{OL}	$I_{O} = 12.0 \text{ mA} \text{ V}_{IL} = 0$ $V_{IH} = 2$).8 V 2.0 V	1, 2,	3	All		0.5	V
High impedance output leakage current <u>2</u> /	I _{oz}	$V_{CC} = 5.5 \text{ V and}$ $V_{O} = 5.5 \text{ V}, V_{O} = \text{GN}$	ID	1, 2,	3	All	-10	10	μΑ
High level input current	IIH	V _{IH} = 5.5 V		1, 2,	3	All		10	μA
		V _{IH} = 2.4 V		1, 2,	3	All		10	uA
Low level input current	I	V _{II} = 0.4 V		1. 2.	3	All		-10	μА
·		V _{II} = GND		1, 2,	3	All		-10	цА
Supply current	I _{CC}	$V_{CC} = 5.5 \text{ V}, \text{ V}_{IN} = \text{G}$	ND	1, 2,	3	All		15	mA
Clocked power supply current 3/	I _{CC2}	$f = 1 \text{ MHz}, V_{CC} = 5.5$ Outputs open	σV,	1, 2,	3	All		20	mA
Output short circuit current 3/	I _{OS}	$V_{CC} = 5.5 \text{ V} \text{ and } 4.5$ $V_{O} = 0.5 \text{ V}$	V	1, 2,	3	All	-30	-90	mA
Input capacitance	C _{IN} <u>4/ 5</u> /	$V_{I} = 0 V, V_{CC} = 5.0 V$ $T_{A} = +25^{\circ}C, f = 1 MH$ (see 4.3.1c)	/ Hz	4		All		10	pF
Output capacitance	С _{ОUT} <u>4/5/</u>	$V_0 = 0 V, V_{CC} = 5.0$ $T_A = +25^{\circ}C, f = 1 MH$ (see 4.3.1c)	V Hz	4		All		12	pF
Input or feedback to	t _{PD}	$V_{CC} = 4.5 \text{ V}, \text{ C}_{1} = 50$) pF	9, 10,	11	01		25	ns
nonregistered output		See figure 3, circuit	B and		Ī	02		30	
		figure 4			ľ	03		40	
					Ī	04		20	
Clock to output	t _{co}			9, 10,	11	01, 04		15	ns
					Ī	02		20	
						03		25	
Clock period	t _P			9, 10,	11	01	33		ns
					Ī	02	40		
						03	55		
						04	20		
See footnotes at end of table									
STAN MICROCIRC	NDARD UIT DRAV	WING	SI	ZE A				596	62-89755
DEFENSE SUPPLY COLUMBUS, C	CENTER C DHIO 43218	OLUMBUS -3990			REVI	REVISION LEVEL SHEET			5

	TABLE	. Electrical performance chara	acteristics - Cor	ntinued.			
Test Sym		Conditions <u>1</u> / $V_{SS} = 0 V$ 4.5 V $\leq V_{CC} \leq 5.5 V$ -55°C $\leq T_C \leq +125°C$	Group A subgroups	Device type	Limits		Unit
		unless otherwise specified			Min	Max	
Input to output enable	t _{EA}	$V_{CC} = 4.5 \text{ V}, C_{L} = 5 \text{ pF}$	9, 10, 11	01		25	ns
		See figure 3, circuit A and		02		30	
		figure 4		03		40	
				04		20	
Input to output disable	t _{ER}		9, 10, 11	01		25	ns
				02		30	
				03		40	
				04		20	
Clock pulse width 4/6/	t _W	$V_{CC} = 4.5 \text{ V}, C_{L} = 50 \text{ pF}$	9, 10, 11	01	15		ns
		See figure 3, circuit B and		02	20		
		figure 4		03	27		
				04	10		
Setup time <u>4</u> / <u>6</u> /	t _{s∪}		9, 10, 11	01	18		ns
				02	20		
				03	30		
				04	17		
Hold time <u>4</u> / <u>6</u> /	t _H		9, 10, 11	All	0		ns
Maximum clock frequency	f _{MAX}		9, 10, 11	01	30		MHz
<u>4/ 6</u> /				02	25		
				03	18		
		_		04	31		
Asynchronous reset pulse	t _{AW}		9, 10, 11	01	25		ns
width				02	30		
				03	40		
				04	20		
Asynchronous reset	t _{AR}		9, 10, 11	01	25		ns
recovery time				02	30		
				03	40		
				04	20		
Asynchronous reset to	t _{AP}		9, 10, 11	01		25	ns
registered output reset				02		30	
				03		40	
				04		22	
 All voltages are reference I/O terminal leakage is th Only one output shorted a Tested initially and after a guaranteed to the limits s All pins not being tested a Test applies only to regis 	ed to ground. e worst case at a time. any design of pecified in ta are to be ope tered outputs	of I _{IX} or I _{OZ} . r process changes that affect t able I. en. S.	hat parameter,	and therefo	ore shall	be	

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89755
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		D	6

Device		
types	01 -	04
Case	Land K	2
Terminal		vmhol
number	reminar s	ymbol
1	CK/I	NC
2	I	CK/I
3	I	Ι
4	I	I
5	I	I
6	Ι	Ι
7	Ι	Ι
8	I	NC
9	Ι	Ι
10	Ι	Ι
11	I	Ι
12	GND	Ι
13	Ι	Ι
14	I/O	GND
15	I/O	NC
16	I/O	Ι
17	I/O	I/O
18	I/O	I/O
19	I/O	I/O
20	I/O	I/O
21	I/O	I/O
22	I/O	NC
23	I/O	I/O
24	V _{CC}	I/O
25		I/O
26		I/O
27		I/O
28		V _{CC}

NC = No connection.

FIGURE 1. Terminal connections.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89755
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		D	7

									٦	ruth t	able										
	Input pins												Outpu	ut pins	6						
CK/I	Ι	Ι	Ι	Ι	I	I	Ι	Ι	Ι	Ι	Ι	I/O	I/O	I/O	I/O	I/O	I/O	I/O	I/O	I/O	I/O
Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Ζ	Ζ	Ζ	Z	Z	Z	Ζ	Z	Ζ	Z

NOTES:

1. Z = Three-state

2. X = Don't care







MIL-STD-883 test requirements	Subgroups (in accordance with MIL-STD-883, method 5005, table I)
Interim electrical parameters (method 5004)	1
Final electrical test parameters (method 5004) for programmed devices	1*, 2, 3, 7*, 8A, 8B, 9
Final electrical test parameters (method 5004) for unprogrammed devices	1*, 2, 3, 7*, 8A, 8B
Group A test requirements (method 5005)	1, 2, 3, 4**, 7, 8A, 8B, 9, 10, 11
Groups C and D end-point electrical parameters (method 5005)	2, 3, 7, 8A, 8B

TABLE II. Electrical test requirements. 1/ 2/ 3/ 4/

1/ (*) indicates PDA applies to subgroups 1 and 7.

- 2/ Any or all subgroups may be combined when using high speed testers.
- 3/ Subgroups 7 and 8 functional tests shall also verify that no cells are programmed for unprogrammed devices or that the altered item drawing pattern exists for programmed devices.
- 4/ (**) see 4.3.1c.

4.3 <u>Quality conformance inspection</u>. Quality conformance inspection shall be in accordance with method 5005 of MIL-STD-883 including groups A, B, C, and D inspections. The following additional criteria shall apply.

4.3.1 Group A inspection.

- a. Tests shall be as specified in table II herein.
- b. Subgroups 5 and 6 in table I, method 5005 of MIL-STD-883 shall be omitted.
- c. Subgroup 4 (C_{IN} and C_{OUT} measurements) shall be measured only for the initial test and after process or design changes which may affect input and output capacitance. Sample size is fifteen devices with no failures, and all input and output terminals tested.
- d. Unprogrammed devices shall be tested for programmability and ac performance compliance to the requirements of group A, subgroups 9, 10, and 11.
 - (1) A sample shall be selected to satisfy programmability requirements prior to performing subgroups 9, 10, and 11. Twelve devices shall be submitted to programming (see 3.2.2.1). If more than two devices fail to program, the lot shall be rejected. At the manufacturers' option, the sample may be increased to 24 total devices with no more than four total device failures allowable.
 - (2) Ten devices from the programmability sample shall be submitted to the requirements of group A, subgroups 9, 10, and 11. If more than two devices fail, the lot shall be rejected. At the manufacturer's option, the sample may be increased to 20 total devices with no more than four total device failures allowable.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89755
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		D	10

4.3.2 Groups C and D inspections.

- a. End-point electrical parameters shall be as specified in table II herein.
- b. Steady-state life test conditions, method 1005 of MIL-STD-883.
 - (1) Test condition D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1005 of MIL-STD-883.
 - (2) $T_A = +125^{\circ}C$, minimum.
 - (3) Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.
- c. For quality conformance inspection, the programmability sample (see 4.3.1d) shall be included in subgroup 1 test.

4.4 <u>Programming procedures</u>. The programming procedures shall be as specified by the device manufacturer.

5. PACKAGING

5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-PRF-38535, appendix A.

6. NOTES

6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.

6.2 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractorprepared specification or drawing.

6.3 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished using DD Form 1692, Engineering Change Proposal.

6.4 <u>Record of users</u>. Military and industrial users shall inform Defense Supply Center Columbus (DSCC) when a system application requires configuration control and the applicable SMD. DSCC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronics devices (FSC 5962) should contact DSCC-VA, telephone (614) 692-0544.

6.5 <u>Comments</u>. Comments on this drawing should be directed to DSCC-VA, Columbus, Ohio 43218-3990, or telephone (614) 692-0547.

6.6 <u>Approved sources of supply</u>. Approved sources of supply are listed in MIL-HDBK-103. The vendors listed in MIL-HDBK-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DSCC-VA.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89755
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		D	11

STANDARD MICROCIRCUIT DRAWING BULLETIN

DATE: 07-04-02

Approved sources of supply for SMD 5962-89755 are listed below for immediate acquisition information only and shall be added to MIL-HDBK-103 and QML-38535 during the next revision. MIL-HDBK-103 and QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DSCC-VA. This bulletin is superseded by the next dated revision of MIL-HDBK-103 and QML-38535. DSCC maintains an online database of all current sources of supply at http://www.dscc.dla.mil/Programs/Smcr/.

Standard	Vendor	Vendor
microcircuit drawing	CAGE	similar
PIN <u>1</u> /	number	PIN <u>2</u> /
5962-8975501KA	<u>3</u> /	AT22V10L-25FM/883
5962-8975501LA	1FN41	AT22V10L-25GM/883
	0C7V7	AT22V10L-25GM/883
	0EU86	AT22V10L-25GM/883
5962-89755013A	1FN41	AT22V10L-25NM/883
	0C7V7	AT22V10L-25NM/883
	0EU86	AT22V10L-25NM/883
5962-8975502KA	<u>3</u> /	AT22V10L-30FM/883
5962-8975502LA	0C7V7	AT22V10L-30GM/883
	0EU86	AT22V10L-30GM/883
5962-89755023A	0C7V7	AT22V10L-30NM/883
	0EU86	AT22V10L-30NM/883
5962-8975503KA	<u>3</u> /	AT22V10L-40FM/883
5962-8975503LA	0C7V7	AT22V10L-40GM/883
	0EU86	AT22V10L-40GM/883
5962-89755033A	0C7V7	AT22V10L-40NM/883
	0EU86	AT22V10L-40NM/883
5962-8975504KA	<u>3</u> /	AT22V10L-20FM/883
5962-8975504LA	1FN41	AT22V10L-20GM/883
	0C7V7	AT22V10L-20GM/883
	0EU86	AT22V10L-20GM/883
5962-89755043A	1FN41	AT22V10L-20NM/883
	0C7V7	AT22V10L-20NM/883
	0EU86	AT22V10L-20NM/883

 <u>1</u>/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. If the desired lead finish is not listed contact the vendor to determine its availability.

- 2/ Caution. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.
- 3/ Not available from an approved source of supply.

Vendor CAGE number	Vendor name and address
1FN41	Atmel Corp. 2325 Orchard Parkway San Jose, CA 95131-1034
0C7V7	QP Semiconductor 2945 Oakmead Village Court Santa Clara, CA 95051
0EU86	Austin Semiconductor Inc. 8701 Cross Park Dr. Austin, TX 78754-4566.

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in the information bulletin.