
									REVISI	IONS										
LTR						DESCF	RIPTIO	N					DATE (YR-MO-DA)			APPROVED				
С	Delet 6.6.	Delete programming waveforms, 4.5.1, 4.5.2, and table III. 6.6. Editorial changes throughout. Redrawn.				ole III.	Change	es to 4.	5 and	90-06-25		M. Poelking								
D	Chan	ige C _{IN}	and C	_{out} in ta	able I,	IAW	NOR 5	5962-R	.003-91.					91-0	9-20		M. A	. Frye		
E	Add o	device	type 05	5; edito	rial cha	anges t	hrough	out. R	edrawn	١.				93-0	2-02		M. A	. Frye		
F	Add	device	type 06	6; edito	rial cha	anges t	hrough	out. R	edrawn	١.				93-0	5-04		M. A	. Frye		
G	Chan	iges in	accord	lance w	vith NC	R 5962	2-R187	-93						93-0	6-17		M. A	. Frye		
Н	Chan	iges in	accord	lance w	vith NC	R 5962	2-R207	-93						93-0	7-29		M. A	. Frye		
J	Upda	ite drav	ving to	curren	t requii	ements	s. Edito	orial ch	anges	through	nout <u>ເ</u>	gap		02-0	1-04		Rayı	mond N	/lonnin	
K	Boile	rplate ι	ıpdate,	, part o	f 5 yea	r reviev	v. ksr							08-0	4-25		Rob	ert M. F	Heber	
L	Corre	ected I _{II}	and I	_{IH} para	meters	in Tab	le I. ks	sr						10-0	3-29		Cha	rles F.	Saffle	
THE ORIGINAL REV SHEET REV SHEET	L FIRST	PAGE	OF TH			G HAS	BEEN	REPL4	ACED.											
REV SHEET REV SHEET REV STATUS	L 15	PAGE	OF TH	HIS DR		S HAS	BEEN	L	L	L	L	L	L	L	L	L	L	L	L	L
REV SHEET REV SHEET	L 15	PAGE	OF TH	REV SHE	/ EET		L 1			L 4	5	6	7	L 8	9	10	11	12	13	L 14
REV SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A	L 15	RD	OF Th	REV SHE PRE	/ EET PAREI F	D BY Kenneth	L 1	L	L	1	5	6 EFEN	7 SE S	8	9 Y CE	10 NTEF O 432	11 R COL 218-3	12 _UMB	13	
REV SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A STA MICRO DRA THIS DRAWII FOR U DEPA	L 15 NDAF OCIRC AWING NG IS A JSE BY ARTMEN	RD CUIT G VAILAR ALL TS	BLE	REV SHE PRE	/ EET PAREI H CKED R	D BY Kenneth BY ay Mor D BY	L 1 n Rice	L 2	L	MIC CM	DI CROCOS U	EFEN CC	SE SOLUM http://www.nc.nc.nc.nc.nc.nc.nc.nc.nc.nc.nc.nc.nc.	UPPLIBUS, o://ww	9 CE, OHIO	10 INTER O 433 ICC.dl	COL 218-3: a.mil	12 LUMB 990	13	14
REV SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A STA MICRO DRA THIS DRAWII FOR U	NDAF OCIRC AWING NG IS A JSE BY ARTMEN NCIES C	RD CUIT G VAILAR ALL TS DF THE	BLE	REV SHE PRE	/ EET PAREI PROVE	D BY Kenneth BY ay Mor D BY	L 1 n Rice	L 2	L	MIC CM	DI CROCOS U	EFEN CC	SE SOLUM http://www.nc.nc.nc.nc.nc.nc.nc.nc.nc.nc.nc.nc.nc.	UPPLIBUS, D://ww	9 CE, OHIO	10 INTER O 433 ICC.dl	COL 218-3: a.mil	12 LUMB 990	13 US	14
REV SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A STA MICRO DRA THIS DRAWII FOR L DEPA AND AGE DEPARTME	NDAF OCIRC AWING NG IS A JSE BY ARTMEN NCIES C	RD CUIT G VAILAR ALL TS DF THE	BLE	REV SHE PRE	PROVE M .WING	D BY Kenneth BY Lay Mor D BY 1. A. Fr APPRO	L 1 1 nn Rice	L 2	L	MIC CM LOC	DI CROCOS U	EFEN CO CIRCI JV EF MON	SE SOLUM http://www.nc.nc.nc.nc.nc.nc.nc.nc.nc.nc.nc.nc.nc.	WPPLIBUS, DELEASE, THIC SECONDE	9 CE, OHIO	10 ENTER O 432 GCC.dl	11 R COL 218-3: a.mil	12 LUMB 990	us ARR	14

DSCC FORM 2233 APR 97

1. SCOPE

- 1.1 <u>Scope</u>. This drawing describes device requirements for MIL-STD-883 compliant, non-JAN class level B microcircuits in accordance with MIL-PRF-38535, appendix A.
 - 1.2 Part or Identifying Number (PIN). The complete PIN is as shown in the following example:



1.2.1 <u>Device type(s)</u>. The device type(s) identify the circuit function as follows:

Device type	Generic number	Circuit function	<u>t</u> PD
01	C22V10	22-input 10-output AND-OR-logic array	25 ns
02	C22V10	22-input 10-output AND-OR-logic array	30 ns
03	C22V10	22-input 10-output AND-OR-logic array	40 ns
04	C22V10	22-input 10-output AND-OR-logic array	20 ns
05	C22V10	22-input 10-output AND-OR-logic array	15 ns
06	C22V10	22-input 10-output AND-OR-logic array	10 ns

1.2.2 Case outline(s). The case outline(s) are as designated in MIL-STD-1835 and as follows:

Outline letter	Descriptive designator	<u>Terminals</u>	Package style
K	GDFP2-F24, CDFP3-F24	24	Flat package 1/
L	GDIP3-T24, CDIP4-T24	24	Dual-in-line package 1/
3	CQCC1-N28	28	Square chip carrier package 1/
Χ	GQCC1-J28	28	"J" lead chip carrier package 1/

- 1.2.3 Lead finish. The lead finish is as specified in MIL-PRF-38535, appendix A.
 - 1.3 Absolute maximum ratings. 2/

Supply voltage range	-2.0 V dc to +7.0 V dc <u>3/</u> -0.5 V dc to +7.0 V dc <u>3/</u> 16 mA See MIL-STD-1835 1.2 W +175°C
----------------------	---

1.4 Recommended operating conditions.

Supply voltage range (V _{CC})	4.5 V dc to 5.5 V dc
High level input voltage (V _{IH})	2.0 V dc minimum
Low level input voltage (V _{IL})	0.8 V dc maximum

- 1/ Lid shall be transparent to permit ultraviolet light erasure.
- 2/ All voltages referenced to V_{SS}.
- Minimum voltage is -0.6 V dc which may undershoot to -2.0 V dc for pulses of less than 20 ns. Maximum output pin voltage is V_{CC} +0.75 V dc which may overshoot to +7.0 V dc for pulses of less than 20 ns.
- 4/ Must withstand the added P_D due to short circuit test; e.g., I_{OS}.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87539
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL L	SHEET 2

2. APPLICABLE DOCUMENTS

2.1 <u>Government specification, standards, and handbooks</u>. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

DEPARTMENT OF DEFENSE SPECIFICATION

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

DEPARTMENT OF DEFENSE STANDARDS

MIL-STD-883 - Test Method Standard Microcircuits.

MIL-STD-1835 - Interface Standard Electronic Component Case Outlines.

DEPARTMENT OF DEFENSE HANDBOOKS

MIL-HDBK-103 - List of Standard Microcircuit Drawings.

MIL-HDBK-780 - Standard Microcircuit Drawings.

(Copies of these documents are available online at https://assist.daps.dla.mil/quicksearch/ or from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

2.2 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

3. REQUIREMENTS

- 3.1 <u>Item requirements</u>. The individual item requirements shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein. Product built to this drawing that is produced by a Qualified Manufacturer Listing (QML) certified and qualified manufacturer or a manufacturer who has been granted transitional certification to MIL-PRF-38535 may be processed as QML product in accordance with the manufacturers approved program plan and qualifying activity approval in accordance with MIL-PRF-38535. This QML flow as documented in the Quality Management (QM) plan may make modifications to the requirements herein. These modifications shall not affect form, fit, or function of the device. These modifications shall not affect the PIN as described herein. A "Q" or "QML" certification mark in accordance with MIL-PRF-38535 is required to identify when the QML flow option is used.
- 3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535, appendix A and herein.
 - 3.2.1 <u>Case outlines</u>. The case outlines shall be in accordance with 1.2.2 herein.
 - 3.2.2 <u>Terminal connections</u>. The terminal connections shall be as specified on figure 1.
 - 3.2.3 Truth table. The truth table shall be as specified on figure 2.
- 3.2.3.1 <u>Unprogrammed devices</u>. The truth table for unprogrammed devices for contracts involving no altered item drawing shall be as specified on figure 2. When required in screening (see 4.2 herein) or qualification conformance inspection, groups A, B, or C (see 4.3), the devices shall be programmed by the manufacturer prior to test. A minimum of 50 percent of the total number of cells shall be programmed or at least 25 percent of the total number of cells to any altered item drawing.
- 3.2.3.2 <u>Programmed devices</u>. The truth table for programmed devices shall be as specified by an attached altered item drawing.
 - 3.2.4 Logic diagram. The logic diagram shall be as specified on figure 3.
- 3.3 <u>Electrical performance characteristics</u>. Unless otherwise specified herein, the electrical performance characteristics are as specified in table I and shall apply over the full case operating temperature range.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87539
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL L	SHEET 3

- 3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are described in table I.
- 3.5 <u>Marking</u>. Marking shall be in accordance with MIL-PRF-38535, appendix A. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device.
- 3.5.1 <u>Certification/compliance mark</u>. A compliance indicator "C" shall be marked on all non-JAN devices built in compliance to MIL-PRF-38535, appendix A. The compliance indicator "C" shall be replaced with a "Q" or "QML" certification mark in accordance with MIL-PRF-38535 to identify when the QML flow option is used.
- 3.6 <u>Certificate of compliance</u>. A certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6 herein). The certificate of compliance submitted to DSCC-VA prior to listing as an approved source of supply shall affirm that the manufacturer's product meets the requirements of MIL-PRF-38535, appendix A and the requirements herein.
- 3.7 <u>Certificate of conformance</u>. A certificate of conformance as required in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing.
 - 3.8 Notification of change. Notification of change to DSCC-VA shall be required for any change that affects this drawing.
- 3.9 <u>Verification and review</u>. Defense Supply Center Columbus (DSCC), DSCC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.
- 3.10 <u>Processing options</u>. Since the device is capable of being programmed by either the manufacturer or the user to result in a wide variety of configurations; two processing options are provided for selection in the contract.
- 3.10.1 <u>Unprogrammed device delivered to the user</u>. All testing shall be verified through group A testing as defined in 3.2.3.1 and table II. It is recommended that users perform subgroups 7 and 9 after programming to verify the specific program configuration.
- 3.10.2 <u>Manufacturer programmed device delivered to the user</u>. All testing requirements and quality assurance provisions herein, including the requirements of the altered item drawing, shall be satisfied by the manufacturer prior to delivery.
- 3.11 <u>Processing EPLDS</u>. All testing requirements and quality assurance provisions herein shall be satisfied by the manufacturer prior to delivery.
- 3.11.1 <u>Erasure of EPLDS</u>. When specified, devices shall be erased in accordance with the procedures and characteristics specified in 4.4.
- 3.11.2 <u>Programmability of EPLDS</u>. When specified, devices shall be programmed to the specified pattern using the procedures and characteristics specified in 4.5.
- 3.11.3 <u>Verification of erasure or programmed EPLD's</u>. When specified, devices shall be verified as either programmed (see 4.5 herein) to the specified pattern or erased (see 4.4 herein). As a minimum, verification shall consist of performing a functional test (subgroup 7) to verify that all bits are in the proper state. Any bit that does not verify to be in the proper state shall constitute a device failure, and shall be removed from the lot.

STANDARD
MICROCIRCUIT DRAWING
DEFENSE SLIPPLY CENTER COLLIMBI

DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990

SIZE A		5962-87539
	REVISION LEVEL L	SHEET 4

TABLE I. <u>Electrical performance characteristics</u>.

Test	Symbol	Conditions $\underline{1}/$ $V_{SS} = 0 \text{ V}$ $-55^{\circ}\text{C} \leq \text{T}_{\text{C}} \leq +125^{\circ}\text{C}$ $4.5 \text{ V} \leq \text{V}_{\text{CC}} \leq 5.5 \text{ V}$ unless otherwise specified	Group A subgroups	Device type	Lir	mits Max	Unit
High level output voltage	V _{OH}	I _O = -2.0 mA	1, 2, 3	All	2.4		V
Low level output voltage	V _{OL}	I _O = 12.0 mA	1, 2, 3	All		0.5	V
High impedance output leakage current <u>2</u> /	l _{OZ}	$V_O = GND$ and $V_O = 5.5 V$ $V_{CC} = 5.5 V$	1, 2, 3	All	-40	40	μА
High level input current	I _{IH}	V _{IH} = 5.5 V	1, 2, 3	All	-10	+10	μА
Low level input current	I _{IL}	V _{IL} = GND	1, 2, 3	All	-10	+10	μА
Supply current	I _{CC}	V _{CC} = 5.5 V	1, 2, 3	01-05 06		100 160	mA
Output short circuit current 3/ 4/	I _{OS}	$V_{CC} = 5.5 \text{ V}$ $V_{O} = 0.5 \text{ V}$	1, 2, 3	01-05 06	-30 -30	-90 -120	mA
Input capacitance	C _{IN} <u>4</u> / <u>5</u> /	$V_I = 0 \text{ V}, V_{CC} = 5.0 \text{ V}$ $T_A = +25^{\circ}\text{C}, f = 1 \text{ MHz}$ See 4.3.1c	4	All		10	pF
Output capacitance	C _{OUT} <u>4</u> / <u>5</u> /	$V_O = 0 \text{ V}, V_{CC} = 5.0 \text{ V}$ $T_A = +25^{\circ}\text{C}, f = 1 \text{ MHz}$ See 4.3.1c	4	All		10	pF
Functional testing		See 4.3.1e	7, 8	All			
Input or feedback to	t _{PD}	$V_{CC} = 4.5 \text{ V}, C_L = 50 \text{ pF}$	9, 10, 11	01		25	ns
non-registered output		See figure 4, circuit B and		02		30	
		figure 5		03		40	
				04		20	
				05		15	
Clastita autout		-	0.40.44	06		10	
Clock to output	t _{CO}		9, 10, 11	01, 04		15 20	ns
				03		25	
				05		10	
				06		8	

See footnotes at end of table.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87539
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL L	SHEET 5

TABLE I. <u>Electrical performance characteristics</u> - Continued.

Test	Symbol	Conditions $1/$ $V_{SS} = 0 \text{ V}$ $-55^{\circ}\text{C} \le T_{C} \le +125^{\circ}\text{C}$ $4.5 \text{ V} \le V_{CC} \le 5.5 \text{ V}$	Group A subgroups	Device type	Lin	nits	Unit
		unless otherwise specified			Min	Max	
Input to output enable	t _{EA}	$V_{CC} = 4.5 \text{ V}, C_L = 5 \text{ pF}$	9, 10, 11	01		25	ns
		See figure 4, circuit A		02		30	
		and figure 5		03		40	
				04		20	
				05		15	
				06		10	
Input to output disable	t _{ER}		9, 10, 11	01		25	ns
				02		30	
				03		40	
				04		20	
				05		15	
				06		10	
Clock period	t _P	$V_{CC} = 4.5 \text{ V}, C_L = 50 \text{ pF}$	9, 10, 11	01	33		ns
		See figure 4, circuit B,		02	40		
		and figure 5		03	55		
				04	32		
				05	20		
				06	7		
Clock pulse width	t _{VV}		9, 10, 11	01, 04	15		ns
<u>4</u> / <u>6</u> /				02	20		
				03	27		
				05	6		
				06	3.5		
Setup time 4/6/	t _S		9, 10, 11	01	18		ns
				02	20		
				03	30		
				04	17		
				05	10		
				06	5		

See footnotes at end of table.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87539
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL L	SHEET 6

TABLE I. <u>Electrical performance characteristics</u> - Continued.

Test	Symbol	Conditions $1/$ $V_{SS} = 0 \text{ V}$ $-55^{\circ}\text{C} \le \text{T}_{C} \le +125^{\circ}\text{C}$ $4.5 \text{ V} \le \text{V}_{CC} \le 5.5 \text{ V}$	Group A subgroups	Device type	Lir	nits	Unit
		unless otherwise specified			Min	Max	
Hold time <u>4/</u> <u>6</u> /	t _H	$V_{CC} = 4.5 \text{ V}, C_L = 50 \text{ pF}$ See figure 4, circuit B,	9, 10, 11	All	0		ns
Maximum clock	f _{MAX}	and figure 5	9, 10, 11	01	30		MHz
frequency 4/6/				02	25		
$1/(t_{CO} + t_{S})$				03	18		
				04	31		
				05	50		
				06	77		
Asynchronous reset	t _{AW}		9, 10, 11	01	25		ns
pulse width				02	30		
				03	40		
				04	20		
				05	15		
				06	7		
Asynchronous reset	t _{AR}		9, 10, 11	01	25		ns
recovery time				02	30		
				03	40		
				04	20		
				05	15		
				06	8		
Asynchronous reset to	t _{AP}		9, 10, 11	01, 04		25	ns
registered output				02		30	
reset				03		40	
				05		20	
				06		14	
Power up reset time	t _{PR}		9, 10, 11	All		1.0	μS

- $\frac{1}{2}/$ All voltages are referenced to ground. $\frac{2}{2}/$ I/O terminal leakage is the worst case of I_{IX} or $I_{OZ}.$ $\frac{3}{2}/$ Only one output shorted at a time.
- 4/ Tested initially and after any design or process changes that affect that parameter, and therefore shall be guaranteed to the limits specified in table I.
- 5/ All pins not being tested are to be open. 6/ Test applies only to registered outputs.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87539
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL L	SHEET 7

Device		
types	01 thro	ugh 06
Case		
outlines	L and K	3 and X
Terminal	Terminal s	ymbol
number		
1	CP/I	NC
2	I	CP/I
3	I	I
4	1	I
5	I	I
6	I	I
7	I	I
8	1	NC
9	I	I
10	I	I
11	1	
12	GND	I
13	I	I
14	I/O	GND
15	I/O	NC
16	I/O	I
17	I/O	I/O
18	I/O	I/O
19	I/O	I/O
20	I/O	I/O
21	I/O	I/O
22	I/O	NC
23	I/O	I/O
24	V _{CC}	I/O
25		I/O
26		I/O
27		I/O
28		V _{CC}

FIGURE 1. Terminal connections.

	Truth table																				
Input pins											Outpu	ıt pins	;								
CP/I	I	I	I	I	I	I	I	I	I	I	I	I/O	I/O	I/O	I/O	I/O	I/O	I/O	I/O	I/O	I/O
Х	Х	Х	Χ	Χ	Χ	Х	Χ	Х	Χ	Χ	Χ	Z	Z	Z	Z	Z	Z	Z	Z	Z	Z


NOTES:


1. Z = Three-state

2. X = Don't care

FIGURE 2. Truth table.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87539
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL L	SHEET 8






C ₁	C ₀	Output configuration
0	0	Registered/active low
0	1	Registered/active high
1	0	Combinatorial/active low
1	1	Combinatorial/active high

0 = Logical zero 1 = Logical one

FIGURE 3. Logic diagram (unprogrammed) - Continued.


STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87539
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL L	SHEET 10

OUTPUT TEST LOAD



Circuit B or equivalent

OUTPUT TEST LOAD




Circuit A or equivalent (teA and teR)

NOTES:

- 1. AC testing. Inputs pulse levels are 0 to 3.0 V with transition times of 5 ns or less. Timing reference levels are 1.5 V unless otherwise specified.
- 2. t_{EA} transition is measured ±500 mV from steady-state voltage.
- 3. Including jig and scope (minimum value).

FIGURE 4. Output test circuits.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87539
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL L	SHEET 11






FIGURE 5. Switching waveforms.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87539
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL L	SHEET 12

4. VERIFICATION

- 4.1 <u>Sampling and inspection</u>. Sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix A.
- 4.2 <u>Screening</u>. Screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. The following additional criteria shall apply:
 - a. Burn-in test, method 1015 of MIL-STD-883.
 - (1) Test condition D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1015 of MIL-STD-883.
 - (2) $T_A = +125$ °C, minimum.
 - b. Interim and final electrical test parameters shall be as specified in table II herein, except interim electrical parameter tests prior to burn-in are optional at the discretion of the manufacturer.
 - A data retention stress test shall be included as part of the screening procedure and shall consist of the following steps:

Margin test method A. * Steps 1 through 3 may be performed at wafer level.

- *(1) Program greater than 95 percent of the bit locations, including the slowest programming cell. The remaining cells shall provide a worst case speed pattern.
- *(2) Bake, unbiased, for 72 hours at +140°C or for 48 hours at +150°C or for 8 hours at +200°C, or 2 hours at +300°C for unassembled devices only.
- *(3) Perform margin test using $V_m = +5.7 \text{ V}$ minimum at +25°C using loose timing (i.e., $t_{ACC} = 1 \mu s$).
- (4) Perform dynamic burn-in (see 4.2a).
- (5) Perform margin test using $V_m = +5.7 \text{ V}$ at $+25^{\circ}\text{C}$.
- (6) Perform electrical tests (see 4.2).
- (7) Erase (see 3.11.1). Devices may be submitted for groups A, B, C, and D testing.
- (8) Verify erasure (see 3.11.3).
- * The maximum storage temperature shall not exceed +200°C for packaged devices or +300°C for unassembled devices.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87539
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL L	SHEET 13

TABLE II. Electrical test requirements.

Subgroups
(in accordance with
MIL-STD-883, method 5005,
table I)
1
1*,2, 3, 7*, 8A, 8B, 9
1, 2, 3, 4**, 7, 8A, 8B,
9, 10, 11
2, 3, 7, 8A, or 2, 8A, 10

- 1/ * indicates PDA applies to subgroups 1 and 7.
- 2/ Any or all subgroups may be combined when using high-speed testers.
- 3/ ** see 4.3.1c.
- 4/ Subgroups 7, 8A, and 8B, functional tests shall also verify no cells are programmed for unprogrammed devices or the altered item drawing pattern exists for programmed devices.
- 4.3 <u>Quality conformance inspection</u>. Quality conformance inspection shall be in accordance with method 5005 of MIL-STD-883 including groups A, B, C, and D inspections. The following additional criteria shall apply.
 - 4.3.1 Group A inspection.
 - a. Tests shall be as specified in table II herein.
 - b. Subgroups 5 and 6 in table I, method 5005 of MIL-STD-883 shall be omitted.
 - c. Subgroup 4 (C_{IN} and C_{OUT} measurement) shall be measured only for the initial test and after process or design changes which may affect input capacitance. Sample size is 15 devices with no failures, and all input and output terminals tested.
 - d. All devices submitted for testing shall be programmed in accordance with 3.2.3.1 or 3.2.3.2 herein or at the manufacturer's option; built-in test circuitry may be used to verify programmability and ac performance without programming the user array. After completion of all testing, the devices shall be erased and verified except devices submitted to groups C and D testing.
 - e. Subgroups 7, 8A, and 8B shall include verification of the truth table.
 - 4.3.2 Groups C and D inspections.
 - a. End-point electrical parameters shall be as specified in table II herein.
 - b. Steady-state life test conditions, method 1005 of MIL-STD-883.
 - (1) Test condition D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1005 of MIL-STD-883.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990	SIZE A		5962-87539
		REVISION LEVEL L	SHEET 14

- (2) $T_A = +125^{\circ}C$, minimum.
- (3) Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.
- c. All devices submitted for testing shall be programmed in accordance with 3.2.3.1 or 3.2.3.2 herein. After completion of all testing, the devices shall be erased and verified.
- 4.4 <u>Erasing procedure</u>. The recommended erasure procedure for the device is exposure to shortwave ultraviolet light which has a wavelength of 2537 angstroms (Å). The integrated dose (i.e., UV intensity x exposure time) for erasure should be a minimum of 25 Ws/cm². The erasure time with this dosage is approximately 35 minutes using a ultraviolet lamp with a 12,000 uW/cm² power rating. The device should be placed within 1 inch of the lamp tubes during erasure. The maximum integrated dose the device can be exposed to without damage is 7258 Ws/cm² (1 week at 12,000 μW/cm²). Exposure of the device to high intensity UV light for long periods may cause permanent damage.
- 4.5 <u>Programming procedure</u>. The programming procedure shall be as specified by the device manufacturer and shall be made available upon request.
 - 5. PACKAGING
 - 5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-PRF-38535, appendix A.
 - 6. NOTES
- 6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.
- 6.2 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
- 6.3 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished using DD Form 1692, Engineering Change Proposal.
- 6.4 <u>Record of users</u>. Military and industrial users shall inform Defense Supply Center Columbus (DSCC) when a system application requires configuration control and the applicable SMD. DSCC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronics devices (FSC 5962) should contact DSCC-VA, telephone (614) 692-0544.
- 6.5 <u>Comments</u>. Comments on this drawing should be directed to DSCC-VA, Columbus, Ohio 43218-3990, or telephone (614) 692-0547.
- 6.6 <u>Approved sources of supply</u>. Approved sources of supply are listed in MIL-HDBK-103. The vendors listed in MIL-HDBK-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DSCC-VA.

STANDARD
MICROCIRCUIT DRAWING

DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990

SIZE A		5962-87539
	REVISION LEVEL L	SHEET 15

STANDARD MICROCIRCUIT DRAWING BULLETIN

DATE: 10-03-29

Approved sources of supply for SMD 5962-87539 are listed below for immediate acquisition information only and shall be added to MIL-HDBK-103 and QML-38535 during the next revision. MIL-HDBK-103 and QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DSCC-VA. This bulletin is superseded by the next dated revision of MIL-HDBK-103 and QML-38535. DSCC maintains an online database of all current sources of supply at http://www.dscc.dla.mil/Programs/Smcr/.

Standard	Vendor	Vendor	
microcircuit	CAGE	similar	
drawing	number	PIN 2/	
PIN <u>1</u> /		_	
5962-8753901KA	<u>3</u> /	AT22V10-25YM/883	
	0C7V7	PALC22V10-25TMB	
5962-8753901LA	0C7V7	PALC22V10-25WMB	
	<u>3</u> /	AT22V10-25DM/883	
5962-87539013A	0C7V7	PALC22V10-25QMB	
	<u>3</u> /	AT22V10-25LM/883	
5962-8753902KA	<u>3</u> /	AT22V10-30YM/883	
	0C7V7	PALC22V10-30TMB	
5962-8753902LA	<u>3</u> /	AT22V10-30DM/883	
	<u>3</u> /	PALC22V10H-30MQS/883B	
	0C7V7	PALC22V10-30WMB	
5962-87539023A	<u>3</u> /	AT22V10-30LM/883	
	0C7V7	PALC22V10-30QMB	
5962-8753903KA	<u>3</u> /	AT22V10-40YM/883	
	0C7V7	PALC22V10-40TMB	
5962-8753903LA	<u>3</u> /	AT22V10-40DM/883	
	<u>3</u> /	PALC22V10H-40MQS/883B	
	0C7V7	PALC22V10-40WMB	
5962-87539033A	<u>3</u> /	AT22V10-40LM/883	
	0C7V7	PALC22V10-40QMB	
5962-8753904KA	<u>3</u> /	AT22V10-20YM/883	
	0C7V7	PALC22V10B-20TMB	
5962-8753904LA	0C7V7	PALC22V10B-20WMB	
	<u>3</u> /	AT22V10-20DM/883	
5962-87539043A	0C7V7	PALC22V10B-20QMB	
	<u>3</u> /	AT22V10-20LM/883	

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in the information bulletin.

STANDARD MICROCIRCUIT DRAWING BULLETIN - Continued.

Standard microcircuit drawing PIN 1/	Vendor CAGE number	Vendor similar PIN <u>2</u> /	
5962-8753905LA	<u>3</u> /	AT22V10-15DM/883	
	0C7V7	PALC22V10B-15WMB	
5962-87539053A	<u>3</u> /	AT22V10-15LM/883	
	0C7V7	PALC22V10B-15QMB	
5962-8753905KA	<u>3</u> /	AT22V10-15YM/883	
	0C7V7	PALC22V10B-15TMB	
5962-8753906LA	<u>3</u> /	AT22V10B-10DM/883	
5962-87539063A	<u>3</u> /	AT22V10B-10LM/883	
5962-8753906XA	<u>3</u> /	AT22V10B-10KM/883	

- 1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. If the desired lead finish is not listed contact the vendor to determine its availability.
- <u>2/</u> <u>Caution</u>. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.
- 3/ Not available from an approved source of supply.

Vendor CAGE	Vendor name	Margin test
number	and address	<u>method</u>
0C7V7	QP Semiconductor 2945 Oakmead Village Ct. Santa Clara, CA 95051	А